Ragavendran U, Ramachandran M, . . Low Power and Low Area Junction-less Tunnel FET Design. IJET [Internet]. 2018 Aug. 4 [cited 2024 May 6];7(3.1):155-7. Available from: https://www.sciencepubco.com/index.php/ijet/article/view/17076