Ragavendran, U, M Ramachandran, and . . “Low Power and Low Area Junction-Less Tunnel FET Design”. International Journal of Engineering & Technology 7, no. 3.1 (August 4, 2018): 155–157. Accessed May 6, 2024. https://www.sciencepubco.com/index.php/ijet/article/view/17076.