Kaleeswari, B, and S Kaja Mohideen. “Design, Implementation and Analysis of 8T SRAM Cell in Memory Array”. International Journal of Engineering & Technology 7, no. 3.1 (August 4, 2018): 101–105. Accessed May 4, 2024. https://www.sciencepubco.com/index.php/ijet/article/view/16808.