A. Jyotsna, K, P Satish Kumar, B K. Madhavi, and I Swaroopa. “Implementation of 16 Bit SAR ADC in CMOS and Sub Threshold Cml Techniques”. International Journal of Engineering & Technology 7, no. 2.12 (April 3, 2018): 257–260. Accessed May 4, 2024. https://www.sciencepubco.com/index.php/ijet/article/view/11298.