Implementation of 16 Bit SAR ADC in CMOS and sub threshold cml techniques

 
 
 
  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract


    The trends of the VLSI technology is advancing, due to this majority of the industry players are showing interest in development of the devices with ultra low power applications. Analog-to-Digital converters are getting extensively used in Medical implant machines and in lots of Sensor machines, because it is serving an imperative role in interfacing between analog signal and digital signal. This paper presents a modernistic technique called as Sub threshold Current Mode Logic (CML) for ultra low power digital components. Here 16 bit SAR ADC is designed and compared with the techniques like CMOS and STCML for power consumption and delay. Schematics are materialized with Cadence Virtuoso tool using 45nm process. The transistors in these CML and CMOS operate at threshold voltages and Sub-threshold voltages where the executable design is done using 1V to 0.5V power supply (VDD). The comparator dissipates aggrandized power, so most of the intension is converged on forming this chunk. The CML logic procedure operates primarily with the current domain, due to this the performance can be constitutionally high. This approach decreases static power dissipation.


  • Keywords


    Sub Threshold CML; Successive Approximation Register; Leakage Currents; Static Power Dissipation.

  • References


      [1] Kanika Kaur, Arti Noor “ Strategies & Methodologies for Low Power VLSI Designs: A Review” International Journal of Advances in Engineering & Technology, ISSN: 2231- 1963, vol.1, Issue 2, pp.159-165,2011

      [2] Raju Hebbale, Pallavi Hiremath “ Leakage power reduction Techniques for low power VLSI Design” International Journal Of Advance Research In Science And Engineering Vol. No.2, Issue No.12, 2013

      [3] Sajib Roy., MD. Murad Kabir Nipun, “Understanding sub threshold source coupled logic for ultra low power Application”, May 2011.

      [4] Armin Tajalli, Elizabeth J. Brauer, Yusuf Leblebici, Eric Vittoz “ Sub threshold Source Coupled Logic Circuits for Ultra-Low-Power Applications.” IEEE Journal of Solid-State Circuits, vol.43, No.7,2008

      [5] Sherif M. Sharroush, “ Performance Optimization of MOS Current-Mode Logic.” International Conference on Electrical, Electronics and Optimization Techniques, IEEE 2016, Egypt.

      [6] Rajiv Gopal, M Murali Krishna “ Sub threshold Design using SCL for Low Power Applications. “ International Journal of Recent Advances in Engineering & Technology. vol.2, Issue 3,2014

      [7] A yash Ashraf, Shazia Ashraf, Navaid Zafar Rizvi, Shakeel Ahmad Dar “Low Power. Design of Asynchronous SAR ADC”, ICEEOT ,2016

      [8] K Chethan Sharma, C,Venkata Sudhakar,“ Design and Simulation of Three State Bootstrapped Sample and Hold Circuit” International Research Journal of Engineering and Technology, Vol 3,Issue 6,June 2014

      [9] Mr. P. G. Konde, Miss. R. N. Mandavgane, Mr . A. P. Bagade “Design and simulation of low - power ADC using double - tail comparator” International Research Journal of Engineering and Technology, Vol 2, 2015.

      [10] Hitha Chowdary, Anitha Chowdary “Power Efficient Successive Approximation Registers” . IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), 2014.


 

View

Download

Article ID: 11298
 
DOI: 10.14419/ijet.v7i2.12.11298




Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.