A. JYOTSNA, K; SATISH KUMAR, P; K. MADHAVI, B; SWAROOPA, I. Implementation of 16 Bit SAR ADC in CMOS and sub threshold cml techniques. International Journal of Engineering & Technology, [S. l.], v. 7, n. 2.12, p. 257–260, 2018. DOI: 10.14419/ijet.v7i2.12.11298. Disponível em: https://www.sciencepubco.com/index.php/ijet/article/view/11298.. Acesso em: 3 may. 2024.