RAO TIRUMALASETTY, Venkata; V. MOHAN KRISHNA, C; SAI SREE TANMAIE, K; LAKSHMI NAVEENA, T; JONATHAN, Ch. A novel design of high performance1-bit adder circuit at deep sub-micron technology. International Journal of Engineering & Technology, [S. l.], v. 7, n. 1.1, p. 660–663, 2017. DOI: 10.14419/ijet.v7i1.1.10822. Disponível em: https://www.sciencepubco.com/index.php/ijet/article/view/10822.. Acesso em: 2 may. 2024.