Implementation of logic gates using CNFET for energy constraint applications


  • R V Krishnaiah
  • T Anil
  • Mode Laxmana Rao
  • Paparao Nalajala
  • SK Hasane Ahammad





Logic Gates, Ultra-Low Power, Performance, CNTFET, and MOSFET.


Since the advent of semiconductors and throughout the history of designing ICs in VLSI for everything from computer hardware to mobile phones, the basic principle of Moore's law has persisted to be the same the number of transistors on a given area of silicon doubles every two years. The transistor rely on today's propelled multicore processors will be arriving at those extent about three billions, a in length best approach starting with the 6800 processor of the mid 1970s which comprised of Exactly 5000 transistors. Semiconductor manufacturing commercial enterprises need aid supporting of the most extreme degree to make this Growth feasible by presenting scaled CMOS gadgets utilizing field impact transistor (FET) technology, the place the most recent hub adequately multiplied those entryway thickness contrasted with those past era each few for A long time. As the approach will be crashing towards sub-nano meter reach that is past 90-nm node, spillage turned into a paramount element. Same time those MOS gadgets arrived at the end of its versatile limit, those semiconductor industry found elective gadget for example, such that CNFET (carbon nano tube field impact transistor), which will be acknowledged to the best decision for following era units. Large portions semiconductor commercial enterprises need aid placing their deliberations On CNFET innovation.



[1] Dekker, Cees; Tans, Sander J.; Verschueren, Alwin R. M. (1998). "Room-temperature transistor based on a single carbon nano tube". Nature. 393 (6680): 49–52. International Technology Roadmap for Semiconductors Archived August 25, 2011, at the Wayback Machine. 2009 Edition.

[2] Avouris, P; Chen, J (2006). "Nanotube electronics and optoelectronics". Materials Today. 9 (10): 46–54.

[3] G. Timp, Nanotechnology Springer, 1999. ISBN 0-387-98334-1 p. 309.

[4] Dresselhaus, M.; Dresselhaus, G.; Saito, Riichiro (1992). "Carbon fibers based on C60 and their symmetry" (PDF). Physical Review B. 45 (11): 6234–6242Ando, Tsuneya (1997). "Excitons in Carbon Nanotubes". Journal of the Physics Society Japan. 66 (4): 1066–1073.

[5] H. Dai, A. Javey, E. Pop, D. Mann, Y. Lu, "Electrical Properties and Field-Effect Transistors of Carbon Nanotubes," Nano: Brief Reports and Reviews 1, 1 (2006).

[6] Collins, P.G.; Avouris, P. (2000). "Nanotubes for Electronics". Scientific American. 283: 62–69.

[7] Heinze, S; Tersoff, J; Martel, R; Derycke, V; Appenzeller, J; Avouris, P (2002). "Carbon nanotubes as Schottky barrier transistors". Physical Review Letters. 89 (10): 106801.

[8] Chen, Zhihong; Farmer, Damon; Xu, Sheng; Gordon, Roy; Avouris, Phaedon; Appenzeller, Joerg (2008). "Externally Assembled Gate-All-Around Carbon Nanotube Field-Effect Transistor". IEEE Electron Device Letters. 29 (2): 183–185.

[9] Farmer, DB; Gordon, RG (2006). "Atomic layer deposition on suspended single-walled carbon nanotubes via gas-phase noncovalent functionalization". Nano letters. 6 (4): 699–703.

[10] UmmadisettyNagamani, VydehiMerusomayajula, G Divya, PaparaoNalajala, Bhavana Godavarthi,†Design of fault tolerant alu using triple modular redundancy and clock gatingâ€, Journal of Advanced Research in Dynamical and Control Systems Vol. 9. Sp– 17 / 2017.

[11] C Devi Supraja, E Vijaya Babu2, Rohith BalaJaswanth B, PaparaoNalajala, Bhavana Godavarthi,â€Design and analysis of cnfet based 2:1 mux in nano scale regionâ€, Journal of Advanced Research in Dynamical and Control Systems Vol. 9. Sp– 18 / 2017.

View Full Article: