A 2.4 GHz low noise amplifier design at 130nm CMOS technology using common gate topology for WiFi / WiMAX application

 
 
 
  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract


    The proposed work shows an innovative designing in TSMC 130nm CMOS technology. A 2.4 GHz common gate topology low noise amplifier (LNA) using an active inductor to attain the low power consumption and to get the small chip size in layout design. By using this Common gate topology achieves the noise figure of 4dB, Forward gain (S21) parameter of 14.7dB, and the small chip size of 0.26 mm, while 0.8mW power consuming from a 1.1V in 130nm CMOS gives the better noise figure and improved the overall performance.


  • Keywords


    CG LNA, CMOS, TSMC.

  • References


      [1] M.RamanaReddy,N.SMurthySarma,P.ChandraSekhar,(2014) “A 2.4 GHz CMOS LNA input matching design using resistive feedback topology in 0.13µ𝒎 technology”, International Journal of Research in Engineering and Technology, Volume: 03 Issue: 03 pp.172-176.

      [2] A. Hameed and Ali Oudah,(2015) “Improved Design of Low Noise Amplifier”, International Journal of Multimedia and Ubiquitous Engineering Vol. 10, No. 1 pp: 255-264.

      [3] R. R. Harrison, C. Charles and S. Member,(2013) “A Low-Power Low-Noise CMOS Amplifier for Neural Recording Applications”, IEEE Journal of Solid-State Circuits, vol. 38, no. 6, , pp. 958–965, pp. 516–523.

      [4] S. S. Kim, Y. S. Lee and T. Y. Yun ,(2007) “High-Gain Wideband CMOS Low Noise Amplifier with Two-Stage Cascode and Simplified Chebyshev Filter”, ETRI J., vol. 29, no. 5, pp. 670–672.

      [5] George and J. Rogers,(2014) “Design of Broadband Low Noise Amplifier for use in a Cable Tuner”, Final project Report, vol. 51, no. 2, p. Contents2.

      [6] P. G. Afshar,(2013) “International Journal of Advanced Research in A 3.5 GHz Low Noise Figure Mixer with High Conversion Gain for WiMAX Systems”, IEEE of Advanced Research in Compuetr Science and Software Engineering, vol. 3, no. 5, p:695–699.

      [7] N. Rani and S. Sharma, (2013) “Design of Low Noise Amplifier at 3-10GHz for Ultra Wideband Receiver”, International Journal of Innovation Research in Computer and Communication Engineering, vol. 1, no. 7.

      [8] S. Kumar, (2012), “CMOS Low Noise RF Amplifier Design and Parameter Estimation using ANN”, Master of Technology in VLSI Design &CAD, vol. 147004.

      [9] P. Kavyashree and S. S. Yellampalli,( 2013), “The Design of Low Noise Amplifiers(LNA) in Nanometer Technology for WiMAX Applications”, UTL Technologies Limited Bangalore, India, vol. 3, no. 10, pp. 1–6.

      [10] Liu, C. Wang, M. Ma and S. Guo,(2009) “An Ultra-Low-Voltage and Ultra-Low-Power”, School of Computer and Communication, Hunan University, China vol. 18, no. 4, pp. 527–531.

      [11] A. Goel and G. Singh,(2006) “A Novel Low Noise High Gain CMOS Instrumentation Amplifier for Biomedical Applications”, Centre for Development of Advanced Computing (C-DAC), Mohal, India, vol. 3, no. 4.

      [12] P. Version,(2004) “Low Noise Amplifier Design Measurements”, Inc., 555 Riber Oaks parkway, San Jose, CA 9514, USA, Product Version 5.0.

      [13] N. Moser, S. J. Rogers, P. Supervisor and J. Rogers,(2004) “ELEC 4907 – Fourth Year Engineering Project Final Report A 5.2 GHz Differential Cascode Low Noise Amplifier”.

      [14] E. D. Link,(2006) “CMOS LNA Design for Multi-Standard Application”, Master Thesis at Electronic Devices Link opings Institute of Technology.


 

View

Download

Article ID: 9270
 
DOI: 10.14419/ijet.v7i1.3.9270




Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.