Efficient and high speed key-independent AES-based authenticated encryption architecture using FPGAs

  • Authors

    • A. Murali
    • K Hari Kishore
    2017-12-31
    https://doi.org/10.14419/ijet.v7i1.5.9152
  • , FPGAs, re-configurability, AES-GCM, AEGIS-128.

  • Data manipulations are made with the use of communication and networking systems. But at the same time, data integrity is also a needed and important property that must be maintained in every data communicating systems. For this, the security levels are provided with cryptographic primitives like hash functions and block ciphers which are deployed into the systems. For efficient architectures, FPGA-based systems like AES-GCM and AEGIS-128 plays in the best part of the re-configurability, which supports the security services of such communication and networking systems. We possibly focus on the performance of the systems with the high security of the FPGA bit streams. GF (2128) multiplier is implemented for authentication tasks for high-speed targets. And also, the implementations were evaluated by using vertex 4.5 FPGA’s

  • References

    1. [1] G. Zhou, H. Michalik, and L. Hinsenkamp., “Efficient and High-Throughput Implementations of AES-GCM on FPGAsâ€. International Conference on Field- Programmable Technology (FPT), 2007, 185-192

      [2] L. Henzen and W. Fichtner., “FPGA Parallel-Pipelined AES-GCM Core for 100G Ethernet Applicationsâ€. Proceedings of the ESSCIRC, 2010, 202-205.

      [3] S. Lemsitzer, J. Wolkerstorfer, N. Felber, and M. Braendli., “Multi-Gigabit GCM-AES Architecture Optimized for FPGAs. Cryptographic Hardware and Embedded Systems-CHESâ€, 2007, 227-238.

      [4] Hongjun Wu and Bart Preneel. Aegis., “A fast authenticated encryption algorithmâ€. 2013. http://eprint.iacr.org/.

      [5] G. Zhou, H. Michalik, and L. Hinsenkamp.., “Improving Throughput of AES-GCM with Pipelined Karatsuba Multipliers on FPGAs. Reconfigurable Computing: Architectures, Tools and Applicationsâ€, 2009, 193-203.

      [6] C.W. Tseng., “Lock your designs with the virtex-4 security solutionâ€. XCell Journal, XILINX, Spring, 2005.

      [7] Xilinx. Virtex-5 FPGA Data Sheet:DC and Switching Characteristics. URL http://www.xilinx.com/support/documentation/data$_$sheets/ds202.pdf.

      [8] Akashi Satoh, Sumio Morioka, Kohji Takano, and Seiji Munetoh., “A Compact Rijndael Hardware Architecture with S-box Optimizationâ€. In Advances in CryptologyASIACRYPT 2001, 239-254. Springer, 2001.

      [9] Dr. Seetaiah Kilaru, Hari Kishore K, Sravani T, Anvesh Chowdary L, Balaji T “Review and Analysis of Promising Technologies with Respect to fifth Generation Networksâ€, 2014 First International Conference on Networks & Soft Computing, ISSN:978-1-4799-3486-7/14,pp.270-273,August2014.

      [10] Meka Bharadwaj, Hari Kishore "Enhanced Launch-Off-Capture Testing Using BIST Designs†Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.12, Issue No.3, page: 636-643, April 2017.

      [11] N Bala Dastagiri, Kakarla Hari Kishore "Reduction of Kickback Noise in Latched Comparators for Cardiac IMDs†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.43, Page: 1-6, November 2016.

      [12] A Murali, K Hari Kishore, D Venkat Reddy "Integrating FPGAs with Trigger Circuitry Core System Insertions for Observability in Debugging Process†Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.11, Issue No.12, page: 2643-2650, December 2016.

      [13] Mahesh Mudavath, K Hari Kishore "Design of CMOS RF Front-End of Low Noise Amplifier for LTE System Applications Integrating FPGAs†Asian Journal of Information Technology, ISSN No: 1682-3915, Vol No.15, Issue No.20, page: 4040-4047, December 2016.

      [14] P Bala Gopal, K Hari Kishore, B.Praveen Kittu “An FPGA Implementation of On Chip UART Testing with BIST Techniquesâ€, International Journal of Applied Engineering Research, ISSN 0973-4562, Volume 10, Number 14 , pp. 34047-34051, August 2015

      [15] S Nazeer Hussain, K Hari Kishore "Computational Optimization of Placement and Routing using Genetic Algorithm†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.47, page: 1-4, December 2016.

      [16] N Bala Gopal, K Hari Kishore "Analysis of Low Power Low Kickback Noise in Dynamic Comparators in Pacemakers†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.44, page: 1-4, November 2016.

      [17] T. Padmapriya and V. Saminadan, “Improving Throughput for Downlink Multi user MIMO-LTE Advanced Networks using SINR approximation and Hierarchical CSI feedbackâ€, International Journal of Mobile Design Network and Innovation- Inderscience Publisher, ISSN : 1744-2850 vol. 6, no.1, pp. 14-23, May 2015.

      [18] Rajesh, M., and J. M. Gnanasekar. "An optimized congestion control and error management system for OCCEM." International Journal of Advanced Research in IT and Engineering 4.4 (2015): 1-10.

      [19] S.V.Manikanthan and K.srividhya "An Android based secure access control using ARM and cloud computing", Published in: Electronics and Communication Systems (ICECS), 2015 2nd International Conference on 26-27 Feb. 2015,Publisher: IEEE,DOI: 10.1109/ECS.2015.7124833.

      [20] M. Rajesh, Manikanthan, “GET-UP-AND-GO EFFICIENT MEMETIC ALGORITHM BASED AMALGAM ROUTING PROTOCOLâ€, International Journal of Pure and Applied Mathematics, ISSN NO:1314-3395, Vol-116, No. 21, Oct 2017.

  • Downloads

  • How to Cite

    Murali, A., & Hari Kishore, K. (2017). Efficient and high speed key-independent AES-based authenticated encryption architecture using FPGAs. International Journal of Engineering & Technology, 7(1.5), 230-233. https://doi.org/10.14419/ijet.v7i1.5.9152