Performance evaluation of heuristic algorithms in floor planning for ASIC design

 
 
 
  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract


    A study on physical design of VLSI Floor planning is discussed using optimization techniques for betterment in performance of VLSI chip. Floor planning in VLSI is considered to be a Non Polynomial problem. Such problems can be solved using computations. The initial step in floor plan is the representation of floor plan design. The floor plan representations show greater impact on the search space and the complexity of the floor plan design. The objective of this paper is to study different algorithms that addressees the problem of handling alignment constraints such as good placement, optimum area and short run time. Different heuristic and meta-heuristic algorithms are proposed and suggested by many researchers for solving the VLSI Floor plan problem. In this paper Simulated Annealing algorithm, Ant Colony Algorithm, Tabu search and Genetic algorithms are discussed.


  • Keywords


    VLSI Floor plan, SA, Tabu search, ACO, GA

  • References


      [1] Andrew B. Kahng Jens Lieni Igor L. MarkovJin Hu“VLSI Physical Design: From Graph Partitioning to Timing Closure” springer,2011.

      [2] Randall L. Geiger “VLSI Design Techniques for Analog and Digital Circuits”, McGraw-Hill Book Company, 1990

      [3] H. Ninomiya K. Numayama H. Asai “Two-staged Tabu Search for Floorplan Problem Using O-Tree Representation”, proceedings of IEEE Congress on Evolutionary Computation, Vancouver 2006.

      [4] P.J.M Laarhoven & E. Aarts , “Simulated annealing: Theory and applications”, 1987 Dorigo M, Di Caro G, Gambardella LM. Ant algorithms for discrete optimization. Artificial Life 1999;5(2):137–72

      [5] Cordon, F Herrera, T Stutzle, “A review on Ant Colony Optimization Metaheuristic: Basis, Models and New Trrends”,2002.

      [6] K. Sivasubramanian, Dr. K. B. Jayanthi ,“Voltage-Island based Floorplanning in VLSI for Area Minimization using Meta-heuristic Optimization Algorithm”, International Journal of Applied Engineering Research ISSN 0973-4562 Volume 11, Number 5 (2016) pp 3469-3477

      [7] B. Premalatha, Dr. S. Umamaheswari “Attractive and Repulsive Particle Swarm Optimization Algorithm Based Wirelength Minimization in FPGA Placement”, International journal of VLSI system design and Communcation systems, vol.03, july 2015.

      [8] Gholamreza Karimi, Hosna Akbarpour and Arash Sadeghzadeh,“Multi Objective Particle Swarm Optimization based Mixed Size Module Placement in VLSI Circuit Design”, Appl. Math. Inf. Sci. 9, No. 3, 1485-1492 (2015)

      [9] D. Gracia Nirmala Rani, S. Rajaram, “A novel differential evolution based optimization algorithm for Non-Sliceable VLSI floorplanning”, IJST (2015) 39A3 (Special issue): 375-382

      [10] Hameem Shanavas, R. K. Gnanamurthy “Optimal Solution for VLSI Physical Design Automation Using Hybrid Genetic Algorithm” Hindawi Publishing Corporation Mathematical Problems in Engineering Volume 2014.

      [11] Xi Chen, Jiang Hu , Ning Xu “Regularity-constrained floorplanning for multi-core processors”,I NTEGRATION, the VLSI journal 47 (2014) 86–95.

      [12] Deen Md Abdullah, Wali Md Abdullah Noor Mohammad Babu Md. Momenul Islam Bhuiyan Kazi Munshimun Nabi M. Sohel Rahman,“VLSI Floorplanning Design using Clonal Selection Algorithm”, International Conference on Informatics, Electronics & Vision (ICIEV) 2013.

      [13] Gracia Nirmala Rani.D, Rajaram.S “Analysis And Design Of VLSI Floorplanning Algorithms For Nano-Circuits” International Journal of Advanced Engineering Technology.2013.

      [14] P.Sivaranjani, K.K.Kawya ,“Performance Analysis of VLSI Floor planning using Evolutionary Algorithm”, International Journal of Computer Applications (0975 -8887),2013

      [15] T. Singha, H. S. Dutta, M. De, “Optimization of Floor-planning using Genetic Algorithm”, Procedia Technology 4 ( 2012 ) 825 – 829.

      [16] Pakpoom Hoyingcharoen , Wiklom Teerapabkajorndet “Fault Tolerant Sensor Placement Optimization with Minimum Detection Probability guaranteed”, 8th International Workshop on the Design of Reliable Communication Networks (DRCN), 2011.

      [17] Yiqiang Sheng , Atsushi Takahashi, Shuichi Ueno “RRA-Based Multi-Objective Optimization to Mitigate the Worst Cases of Placement”, IEEE 9th International Conference on ASIC (ASICON), 2011.

      [18] Jianli Chen, Wenxing Zhu, “A Hybrid Genetic Algorithm for VLSI Floorplanning”, IEEE International Conference on Intelligent Computing and Intelligent Systems (ICIS), 2010.

      [19] Guolong Chen, Wenzhong Guo, Hongju Cheng, Xiang Fen, Xiaotong Fang, “VLSI Floorplanning Based on Particle Swarm Optimization”, 3rd International Conference on Intelligent System and Knowledge Engineering,2008

      [20] Dr. Seetaiah Kilaru, Hari Kishore K, Sravani T, Anvesh Chowdary L, Balaji T “Review and Analysis of Promising Technologies with Respect to fifth Generation Networks”, 2014 First International Conference on Networks & Soft Computing, ISSN:978-1-4799-3486-7/14,pp.270-273,August2014.

      [21] Meka Bharadwaj, Hari Kishore "Enhanced Launch-Off-Capture Testing Using BIST Designs” Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.12, Issue No.3, page: 636-643, April 2017.

      [22] N Bala Dastagiri, Kakarla Hari Kishore "Reduction of Kickback Noise in Latched Comparators for Cardiac IMDs” Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.43, Page: 1-6, November 2016.

      [23] A Murali, K Hari Kishore, D Venkat Reddy "Integrating FPGAs with Trigger Circuitry Core System Insertions for Observability in Debugging Process” Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.11, Issue No.12, page: 2643-2650, December 2016.

      [24] Mahesh Mudavath, K Hari Kishore "Design of CMOS RF Front-End of Low Noise Amplifier for LTE System Applications Integrating FPGAs” Asian Journal of Information Technology, ISSN No: 1682-3915, Vol No.15, Issue No.20, page: 4040-4047, December 2016.

      [25] P Bala Gopal, K Hari Kishore, B.Praveen Kittu “An FPGA Implementation of On Chip UART Testing with BIST Techniques”, International Journal of Applied Engineering Research, ISSN 0973-4562, Volume 10, Number 14 , pp. 34047-34051, August 2015

      [26] S Nazeer Hussain, K Hari Kishore "Computational Optimization of Placement and Routing using Genetic Algorithm” Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.47, page: 1-4, December 2016.

      [27] N Bala Gopal, K Hari Kishore "Analysis of Low Power Low Kickback Noise in Dynamic Comparators in Pacemakers” Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.44, page: 1-4, November 2016.

      [28] T. Padmapriya and V. Saminadan, “Improving Throughput for Downlink Multi user MIMO-LTE Advanced Networks using SINR approximation and Hierarchical CSI feedback”, International Journal of Mobile Design Network and Innovation- Inderscience Publisher, ISSN : 1744-2850 vol. 6, no.1, pp. 14-23, May 2015.

      [29] S.V.Manikanthan and K.srividhya "An Android based secure access control using ARM and cloud computing", Published in: Electronics and Communication Systems (ICECS), 2015 2nd International Conference on 26-27 Feb. 2015,Publisher:IEEE,DOI:10.1109/ECS.2015.7124833.

      [30] Rajesh, M., and J. M. Gnanasekar. "Path observation-based physical routing protocol for wireless ad hoc networks." International Journal of Wireless and Mobile Computing 11.3 (2016): 244-257.


 

View

Download

Article ID: 9122
 
DOI: 10.14419/ijet.v7i1.5.9122




Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.