Designing a dual core processor system to act as multi rate filter using embedded design techniques
-
2019-04-07 
https://doi.org/10.14419/ijet.v7i4.24688
-
Embedded Design Techniques, Message Passing Interface, Multi Processor Systems, Multistage Filtering, Single Instruction Single Data Programming Mode. -
Parallel computing represents an effective Technique for reducing program execution time especially with applications that necessitate repeated computations as multistage filtering systems. The paper aims to design a dual core processor system with message passing interface communication mode to be configured on Spartan 6E FPGAs slice. C language is used to program the configured system in a single instruction single data programming mode to act as multi stages filters. Embedded design techniques were used to construct the system hardware part, while the software part of the system is developed using the software development kit associated with Xilinx integrated software environment ISE13.2. A speed up in execution time is achieved by the designed system over single processor system. It is observed that the speed up ratio improves as the number of filtering stages increases.
Â
Â
-
References
[1] C.L. Philips, J.M. Parr, E.A. Riskin, Signal, Systems, and Transforms, Pearson Prentice Hall, New jersey, USA, 2008.
[2] Roosta, H. Seyed, Parallel processing and parallel algorithms: Theory and computation, Springer, 2000. https://doi.org/10.1007/978-1-4612-1220-1.
[3] O. Green, Y. Birk, Scheduling directives: Accelerating shared-memory many-core processor execution, Parallel Computing, .40(2), (2014) 90-106. https://doi.org/10.1016/j.parco.2013.12.001.
[4] S. Ramesh, A. Maheo, S. Allen, MPI performance engineering with the MPI tool interface: The integration of MVAPICH and TAU. Parallel Computing, 77(2) (2018) 19-37. https://doi.org/10.1016/j.parco.2018.05.003.
[5] S.S. Omran, A.K Abdul- Abbas, Multi core processor for QR decomposition based on FPGA, International Journal of Engineering & Technology, 7(4) (2018) 2100-2105. https://doi.org/10.14419/ijet.v7i4.14517.
[6] Xilinx. Microblaze processor, reference guide, available on line: https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/mb_ref_guide.pdf ; 2013, accessed Jan.2018.
[7] Xilinx. Multi-port memory controller, available on line: https://www.xilinx.com/support/documentation/ip_documentation/mpmc/v6_06_a/mpmc.pdf; 2013, accessed Jan 2018.
[8] H.Servat, J Labarta, H.C Hoppe, J Giménez, A. Pena, Understanding memory access patterns using the BSC performance tool, Parallel Computing, 78, (2018), 1-14. https://doi.org/10.1016/j.parco.2018.06.007.
[9] Xilinx. Processor local bus, available on line: https://www.xilinx.com/support/documentation/ip_documentation/plb_v46.pdf; 2010, accessed Jan 2018.
[10] Xilinx. Xps uart lite, available on line: https://www.xilinx.com/support/documentation/ip_documentation/xps_uartlite/v1_02_a/xps_uartlite.pdf; 2011, accessed Feb.2018.
[11] Xilinx, Inc. (2010, Apr), XPS, timer/counter, DS573, available on line:http://www.xilinx.com/support/documentation/ip_documentation/ds573.pdf, accessed Feb.2018.
[12] Xilinx. Logicore IP mailbox, available on line: https://www.xilinx.com/support/documentation/ip_documentation/mailbox/v2_1/pg114-mailbox.pdf; accessed may2018.
[13] Xilinx. Logicore IP mutex, available on line: https://www.xilinx.com/support/documentation/ip_documentation/mutex/v2_1/pg117-mutex.pdf; 2015, accessed Feb.2018.
[14] R. Ramos, B. Valdez-Salas, R. Zlatev et al, The Discrete Wavelet Transform and Its Application for Noise Removal in Localized Corrosion Measurements, International Journal of Corrosion, (2017), 7.
-
Downloads
-
-
How to Cite
Rejab Khalil, M. (2019). Designing a dual core processor system to act as multi rate filter using embedded design techniques. International Journal of Engineering & Technology, 7(4), 5640-5644. https://doi.org/10.14419/ijet.v7i4.24688
