A Novel Approach to Design a BCD Adder Using Complimentary Logic Gate

 
 
 
  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract


    A complimentary Logic gate is most broadly research area look into existence from couple of decades. It has numerous applications in different technologies, for example: - Nano figuring, Bio sub-atomic calculations, Spacecraft, Quantum PCs, DNA registering, Field programmable Gate Array (FPGAs) in CMOS technology. The fundamental reason for planning BCD adder by utilizing complimentary gates is to diminish quantum cost and the quantity of waste outputs. The fundamental motivation behind the paper is to portray the correlation in Quantum cost, undesired output in the middle of BCD Adder using complimentary logic gates.

     

     

     

  • Keywords


    Complimentary logic, Garbage outputs, Quantum cost, BCD adder, Complimentary gate.

  • References


      [1] R. Landauer,”Irreversibility and heat generation in the computational process”,IBM Journal of research and development,5,pp.183- 191,1961.

      [2] Bannett C.H.,”Logical reversibility of computation”,IBM J. research and development, pp.525-532,1973.

      [3] Gordon.E.Moore,”Cramming more components onto integrated circuit electronics, Volume 38, Number 8, April 19,1965.

      [4] P.Shor,” Algorithm for quantum computation:discrete log and factoring”, Proc. 35th Annual symp. On found of computer science (1994),IEEE computer society, Los Alamitos,124-34.

      [5] E.Fredkin, T.Toffoli,”Conservative logic”, International journal of Theor,physics, 21(1982),pp.219-253.

      [6] T.Toffoli,”Complimentary computing”,Tech memo MIT/LCS/TM-151,MIT Lab for computer science(1980).

      [7] Feynmann R.,1985.”Quantum mechanical computers”,optics news,11:11-20.

      [8] Himanshu Thapliyal and M.B. Srinivas,”A novel complimentary TSG gate and its application for designing complimentary carry look ahead and other adder architecture “,accepted in Tenth asia pecific computer architecture conference,singapore,october24-26,2005.

      [9] Azad khan Md. M.H. 2002: “Design of full adder with complimentary gate “,International conference on computer and information technology, Dhaka,Bangladesh,pp.515-519.

      [10] Hafiz Md. Hasan Babu and Ahsan raja chowdhury,”Design of a complimentary binary coded decimal adder by using complimentary 4-bit parallel adder”,VLSI Design 2005,pp.255-260,Kolkata,India,Jan 2005.


 

View

Download

Article ID: 24107
 
DOI: 10.14419/ijet.v7i4.39.24107




Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.