Design a Glitch Tolerant Adiabatic Dynamic Logic Circuits for Cryptography

Abstract

Adiabatic logic design is an efficient superconductor logic which performs adiabatic switching operation. The Adiabatic logic is the most essential part of the variable latency design.  The design of conventional CMOS logic circuit depends on the charging of output capacitive nodes. Here a glitch tolerant adiabatic design logic is proposed. For stumpy power applications, although there are many ‘techniques’ mutually at way level and system stage. To reduce the power consumption, the charging of capacitive nodes should process the operating part in slow manner.  From this it can observe that it takes less amount of energy to charge the capacitive nodes. Several Adiabatic designs have been proposed in literature. Most of them achieve significant power savings in comparison to conventional circuits. From the proposed glitch tolerant logic design it can observe that by performing adiabatic switching operations there is a reduction in dynamic energy dissipation. To minimize this switching power we use a factoring technique in adiabatic logic. The main drawback is that it uses junction diodes for controlling the charging and discharging of output nodal capacitance. Junction diodes are difficult to fabricate in a CMOS process. From this it can observe that the compared to existed system proposed system gives effective results.