Design and Implementation of Low Power, Area Efficient Full Adder for High Performance Digital Circuit Applications


  • M. Kathirvelu
  • Hima Bindu



Low power, Full Adder, XOR- XNOR GATE, Multiplier.


Design and implementation of low power, low delay and area efficient full adder using new architecture of XOR-XNOR gates will be efficient than existing full adders. Design of hybrid 1-bit full adder circuits combined in a single circuit employing both complementary metal-oxide-semiconductor (CMOS) logic and transmission gate logic. The proposed architecture will consume less power consumption, transistor area and propagation delay and it is compared with existing design such as Complementary Pass Transistor Logic [CPL], Transmission Gate Full Adder [TGA], Transmission Function Adder [TFA], SERF and 14T full adder. Use of proposed adder, 8-bit array multiplier is designed and its performance is compared with CMOS architecture. The simulation of all designed structure is performed in Cadence Virtuoso Tools in 90-nm technology




[1] Marimuthu, R., Dhruv Bansal, S. Balamurugan and P.S. Mallick,2013," design of 8-4 and 9-4compressors forhigh speed multiplication" American Journal of Applied Sciences 10 (8): 893-900

[2] Ramkumar B. and Harish M Kittur, 2012, “Low power and area efficient carry select adderâ€, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 2, pp. 371-375.

[3] Ron S. Waters, Member, IEEE, and Earl E. Swartzlander, Jr., Fellow, IEEE, 2010," A Reduced complexity Wallace Multiplier Reduction," IEEE transactions on computers, vol. 59, no. 8

[4] Kathirvelu, M. and Manigandan, T., 2012, “Design of Low Power, High Speed Multiplier Using Optimized PDP Full Adderâ€, Journal of Computational Information Systems, Vol. 8, No. 15, pp. 6347-6356

[5] Chang C., Gu J., and Zhang, M., 2005, “A review of 0.18- m full adder performances for tree structured arithmetic circuits,†IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.13, no. 6, pp. 686-695

[6] Nan Zhuang and Haomin Wu, “A new design of the CMOS full adder†IEEE Journal of Solid State Circuits, Vol. 27, No.5, pp. 840-844, May 1992.

[7] MuhammedShafi. P,Selvakumar.S*, Mohamed Shakeel.P, “An Efficient Optimal Fuzzy C Means (OFCM) Algorithm with Particle Swarm Optimization (PSO) To Analyze and Predict Crime Dataâ€, Journal of Advanced Research in Dynamic and Control Systems, Issue: 06,2018, Pages: 699-707

[8] Selvakumar, S & Inbarani, Hannah & Mohamed Shakeel, P. (2016). A hybrid personalized tag recommendations for social E-Learning system. 9. 1187-1199.

[9] K. Navi, M. Maeen, V. Foroutan, S. Timarchi, and O. Kavehei, “ A Novel low-power Full Adder cell for low voltageâ€,Integration, the VLSI Journal, Volume 42,issue 4, 2009.

[10]M. H. Moaiyeri, R. F. Mirzaee and K. Navi, “High Speed NP-CMOS and Multi-output Dynamic Full Adder Cellsâ€,International Journal of Electrical and Electronics Engineering, Volume 4, Issue 4, 2010

[11] Dr. P.T. Vanathi, Dr. J. Ramesh,K. Revathy, R. Preethi, C. Haritha Laxmi and K. Keerthan, “Performance Analysis of High Performance Adder Architectures†,Volume 2, Issue 1, 2012

[12] R. Shalem, E. John, and L. K. John, “A novel low-power energy recovery full adder cell,†in Proc. Great Lakes Symp. VLSI, Feb. 1999, pp. 380–383.

[13] A. Bazzazi and B. Eskafi, “Design and Implementation of Full Adder Cell with GDI Technique Based on 0.18um CMOS Technologyâ€, Volume 2, 2009.

[14] A. Bazzazi, A. Mahini and J. Jelini “Low Power Full Adder Using 8T Structure†Proceeding of IMECS Volume-II, Hong kong., March 2012.

[15] Jiang, Y., A Al-Sheraidah, Y. Wang, E. Sha and J. Chung, 2004. A novel multiplexer-based low power full adder", IEEE Tran. On Circuits and Systems-II: Express Briefs, 51(7): 345-348.

[16] J.F. Lin, Y.T.Hwang, M.H. Sheu, C.C. Ho, “A novel high speed and energy efficient 10 transistor full adder designâ€, IEEETrans. Circuits Syst. I, Regular papers, Vol. 54, No.5, May 2007, pp. 1050-1059.

View Full Article: