Last-Mile Post-Route Power Optimization in Integrated Circuit Conception

 
 
 
  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract


    Power optimization become essential in all the integrated circuit conception phases. During the physical implementation, the requirement is to implement all low power strategies that comes with design from the RTL and logic synthesis. Recently many new techniques for more power reduction were introduced during the physical implementation stage. One of these techniques is post-route power optimization which is performed at the final stage of an integrated circuit conception before the manufacturing. This paper proposes using a model of post-route power optimization technique for a large scope of designs type. Results on complex test-cases shows an important power reduction up to 18% of the total consumed power.

     

     


  • Keywords


    Dynamic power, Integrated Circuit conception, leakage power, low power, power optimization, total power.

  • References


      [1] D. J. Radack and J. C. Zolper, "A Future of Integrated Electronics: Moving Off the Roadmap," in Proceedings of the IEEE, vol. 96, no. 2, pp. 198-200, Feb. 2008. doi: 10.1109/JPROC.2007.911049

      [2] I. Lee and K. Lee, “The Internet of Things (IoT): Applications, investments, and challenges for enterprises,” Business Horizons, vol. 58, no. 4, pp. 431–440, 2015.

      [3] D. Flynn, R. Aitken, A. Gibbons, K. Shi, Low power methodology manual: for system-on-chip design, 2ed. ed., Springer, 2007, p13.

      [4] J. A. N. RabaeyABAEY, LOW POWER DESIGN ESSENTIALS. S.l.: SPRINGER, 2016,

      [5] M. Rahman, R. Afonso, H. Tennakoon and C. Sechen, "Design automation tools and libraries for low power digital design," 2010 IEEE Dallas Circuits and Systems Workshop, Richardson, TX, 2010, pp. 1-4

      [6] G. J. Y. Lin, C. B. Hsu and J. B. Kuo, "Critical-path aware power consumption optimization methodology (CAPCOM) using mixed-VTH cells for low-power SOC designs," 2014 IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne VIC, 2014, pp. 1740-1743

      [7] L. Cherif, M. Chentouf, J. Benallal, M. Darmi, R. Elgouri, and N. Hmina, “Usage and impact of multi-bit flip-flops low power methodology on physical implementation,” 2018 4th International Conference on Optimization and Applications (ICOA), 2018.

      [8] J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd ed., Prentice Hall Electronics and VLSI Series, Upper Saddle River, NJ: Pearson Education, 2003.

      [9] Nitro-SoC™ and Olympus-SoC™ Software Version 2017.1. R2, August 2017.

      [10] Nitro-SoC™ and Olympus-SoC™ “User’s Manual”, Software Version 2017, August 2017.

      [11] Nitro-SoC™ and Olympus‐SoC™ “Advanced Design Flows Guide”, Software Version 2017, August 2017.

      [12] “Integrated circuit design,” Wikipedia, 05-Jul-2018. [Online]. Available: https://en.wikipedia.org/wiki/Integrated_circuit_design. [Accessed: 20-Jul-2018].

      [13] Reduction of Power Consumption using Joint Low Power Code with Crosstalk Avoidance Code in Case of Crosstalk and Random Burst Errors Ashok Kumar.K, Dananjayan.P International Journal of Engineering &Technology, 7 (3.12) (2018) 62-68 .

      [14] Low power synthesis for asynchronous FIFO using unified power format (UPF) Avinash Yadlapati, K Hari Kishore International Journal of Engineering & Technology, 7 (2.8) (2018) 7-9.


 

View

Download

Article ID: 21788
 
DOI: 10.14419/ijet.v7i4.16.21788




Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.