Exploration of power delay product [PDP] on feedback based dual edge triggered flip flop utilizing dual sleep and dual slack approach

  • Authors

    • S. Karunakaran
    • Boddupally Harshitha
    • B. Poonguzharselvi
    • K.Jai Ganesh
    https://doi.org/10.14419/ijet.v7i4.21681
  • In Modern Digital electronics, the low power circuits become the essential part. As the flip-flops are basic storage components utilized as a part of significant number of digital circuits, so they must be planned with upgraded power consumption. Power dissipation is the important factor in Dual Edge Triggered flip flop. Low glitch and low power DET flip-flops are based on a feedback element utilizing dual sleep and dual slack approach are proposed to keep up a steady throughput while working at half clock frequency. Feedback elements are utilized to reduce the switching activities because of input signal transitions. In the proposed design the internal nodes will not respond to input signal variations. As the innovation is scaling from micron technology to profound submicron technology the leakage power is one of the parameter which impacts the circuit execution, by utilizing these dual sleep and dual slack techniques are proposed and compared to existing DET flip-flop designs utilizing 45nm CMOS technology. The simulation result demonstrates that Conditional Toggle flip-flop using dual sleep and dual slack techniques shows better Power Delay Product (PDP).

  • References

    1. [1] Stephan Lapshev and S.M. Rezaul Hasan, “New Low Glitchand Low Power DET Flip-Flops Using Multiple C-Elements,†IEEE Trans. Very Large Scale Integr. (VLSI) Syst., June 2016.

      S.V. Devarapalli, P.Zarkesh-Ha, and S.C. Suddarth, “A robust and low power dual data rate (DDR) flip-flop using C-elements,â€in Proc. 11thIntSymp. Quality Electron. Des. (ISQED), Mar. 22-24 2010, pp, 147-150.

      [2] D.E Muller, “Theory of asynchronous circuits,†Internal Rep. o 66, Digit. Comp L ab.,unit. Illinois at Urbana- Champaign, 1955.

      [3] M. Shams, J.C. Ebergen, and MI Elmasry, “Modeling and comparing CMOS implementations of the C-element,â€IEEE Trans. Very Large Scale integer. (VLSI)Syst., vol.6, no.4, pp.563-567, Dec.1998.

      [4] R.Hossain, l... D Wronski, and A.Albicki, “Low power designs using double edge triggered flip-flops,†IEEE Trans. Very Large Scale Intefr. (VLSI) Syst., vol.2, no.2, pp.261-265, Jun.1994.b.

      [5] M. Pedram, Qing Wu, Xunwei Wu. "A new design of double edge triggered flip-flopsâ€, Proceedings of 1998 Asia and South Pacific Design Automation Conference, 1998. https://doi.org/10.1109/ASPDAC.1998.669513.

      Khan, Imran Ahmed, Danish Shaikh, and Mirza Tariq Beg. "2 GHz low power double edge triggered flipflop in 65nm CMOS technologyâ€, 2012 IEEE International Conference on Signal Processing Computing and Control, 2012 https://doi.org/10.1109/ISPCC.2012.6224375
  • Downloads

  • How to Cite

    Karunakaran, S., Harshitha, B., Poonguzharselvi, B., & Ganesh, K. (2018). Exploration of power delay product [PDP] on feedback based dual edge triggered flip flop utilizing dual sleep and dual slack approach. International Journal of Engineering & Technology, 7(4), 3388-3391. https://doi.org/10.14419/ijet.v7i4.21681