Design of a high-performance multiplier based on multiplexer
Keywords:HDL, FPGA, Multiplexer, Multiplier.
This paper presents a high-performance multiplier based on 4Ã—1 multiplexer. The 4Ã—1 multiplexer is defined as a combinational logic circuit. It is used to select one of four digital inputs (X) to introduce single output. Two-digit bits of the second group (Y) are used to control the multiplexer. This feature is used to design the proposed 8 - and 12- multipliers. The proposed multipliers are coded using the Verilog hardware description language (HDL). The coded 8Ã—8-bit and 12Ã—12-bit circuits were synthesized, simulated and verified using Quartus II and Modelsim 6.5 software systems. The designed multipliers are compared with the conventional multipliers based on frequency operation speed and the combinational adaptive look-up-tables (ALUTs). The comparison results show the proposed design circuits demonstrate the conventional multipliers in terms of operation-speed by 22.7% and 47%. They, also, reduced the combinational ALUTs by 50% and 52% for both multipliers.
 B. S. Hasan, and A. Yakovlev, "Improved parameterized efficient FPGA implementations of parallel 1-D filtering algorithms using Xilinx System Generator," presented at the Signal Processing and Information Technology (ISSPIT), Luxor, Egypt, 2010. https://doi.org/10.1109/ISSPIT.2010.5711807.
 S. B. S. Hasan, and A. Yakovlev, "Parameterized FPGA-based architecture for parallel 1-D filtering algorithms," in International Workshop on Systems, Signal Processing, and their Applications, WOSSPA, Tipaza, Algeria, 2011, pp. 171 - 174. https://doi.org/10.1109/WOSSPA.2011.5931443.
 N. T. Y. S. S. J. Sami Hasan, "Single-Camera Computer Vision Algorithm for Robot Shortest Path Estimator using morphologicalstructuring element with variable sizes," International Journal Of Engineering & Technology, vol. 7, pp. 248-254, 2018. https://www.sciencepubco.com/index.php/ijet/article/view/12937/5171.
 C. S. Wallace, "A Suggestion for a Fast Multiplier," IEEE Transactions on Electronic Computers vol. 13, p. 4, 1964. https://doi.org/10.1109/PGEC.1964.263830.
 T. G. P. Yogesh M. Motey "Traditional and Truncation schemes for Different Multiplier," International Journal of Electronics and Computer Science Engineering, vol. 2, p. 7, 2013. https://pdfs.semanticscholar.org/ce51/6dd0acac62ed34c13eb3673bea17e32717a6.pdf.
 C.-N. K. Jinn-Shyan Wang, Tsung-Han Yang, "Low-Power Fixed-Width Array Multipliers," presented at the ISLPEDâ€™04, Newport Beach, California, USA, 2004. DOI: 10.1109/LPE.2004.241092.
 W.-Q. H. Y.-H. C. S.-J. Jou, "High-Accuracy Fixed-Width Booth Multipliers Based on Probability and Simulation," IEEE Journals & Magazines, vol. 8, pp. 2052 - 2061, 2015. https://doi.org/10.1109/TCSI.2015.2440731.
 S. S. W. a. W. S. F. L. D. Van, "Design of the lower-error fixedwidth multiplier and its application " IEEE Trans. Circuits Syst. II, vol. 47, Oct. 2000. https://doi.org/10.1109/82.877155.
 S. A. a. Y. Kong, "Low-Area Wallace Multiplier," Hindawi Publishing Corporation VLSI Design, p. 6 pages, 2014. http://downloads.hindawi.com/journals/vlsi/2014/343960.pdf.
 K. C. Anannya Maiti, Razia Sultana, Santanu Maity, "Design and implementation of 4-bit Vedic Multiplier," International Journal of Emerging Trends in Science and Technology (IJETST), vol. 3, pp. 3865-3868, 2016. https://doi.org/10.18535/ijetst/v3i05.06.
 T. U. Tongxin Yang, Toshinori Sato., "Low-Power and High-Speed Approximate Multiplier Design with a Tree Compressor," presented at the 2017 IEEE 35th International Conference on Computer Design, Boston, MA, USA, 2017. https://doi.org/10.1109/ICCD.2017.22.
 S. C. Koyel Dey, "Design of High Performance 8 bit Binary Multiplier using Vedic Multiplication Algorithm with 16 nm technology," in 2017 1st International Conference on Electronics, Materials Engineering and Nano-Technology (IEMENTech), Kolkata, India, 2017, pp. 1-5. https://doi.org/10.1109/IEMENTECH.2017.8076956.
 K. N. P. K. H. Y. C. S. M. Visvesvaraya, "Design and implementation of high efficiency vedic binary multiplier circuit based on squaring circuits" presented at the 2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), Bangalore, India, pp 873 - 977. https://doi.org/10.1109/RTEICT.2017.8256743.
 R. K. T. Haniotakis, "Power-delay-area efficient design of vedic multiplier using adaptable manchester carry chain adder," presented at the 2017 International Conference on Communication and Signal Processing (ICCSP), India, pp. 1418 - 1422, 2017. https://doi.org/10.1109/ICCSP.2017.8286618.