A New Hybrid Test Pattern Generator for Stuck-at –Fault and Path Delay Fault in Scan Based Bist

 
 
 
  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract


    Testing for delay and stuck-at faults needs a pattern of two checks and test sets square measure sometimes more. Built self-test (BIST) schemes square measure enticing for such comprehensive testing. The BIST check pattern generators (TPGs) for such testing ought to be designed accustomed guarantee high pattern-pair coverage. Within the planned work, necessary and decent conditions to complete/ supreme pattern-pair coverage for consecutive circuit has been derived. A replacement check data-compression theme that's a hybrid approach between external testing and inbuilt self-test (BIST) is analyzed. The planned approach is predicated on weighted pseudorandom testing and uses a unique approach for pressing and storing the load sets. Most existing check generation tools square measure either inefficient in mechanically characteristic the longest checkable methods thanks to the high process complexness or don't support at speed test mistreatment existing sensible design-for-testability structures, like scan style. During this work a check generation methodology for scan-based synchronous consecutive circuits is conferred, below 2 at-speed check methods employed in trade. The approach provides a balanced trade-off between accuracy and potency. Experimental results show promising runtime and fault coverage enhancements over existing ways.

     


  • Keywords


    built-in self-test, stuck-at faults, delay faults, test point insertion.

  • References


      [1] Dong X, Xiao QW & Laung TW, “Low-Power Scan-Based Built-In Self-Test Based on Weighted Pseudorandom Test Pattern Generation and Reseeding”, IEEE transaction on very large scale integration (VLSI) systems, (2016).

      [2] Abu-Issa AS & Quigley SF, “Bit-swapping LFSR and scan-chain ordering: A novel technique for peak- and average-power reduction in scan-based BIST”, IEEE Trans. Computer Aided Design. Integration. Circuits System, Vol.28, No.5, (2009), pp.755–759.

      [3] Banerjee S, Chowdhury DR & Bhattacharya BB, “An efficient scan tree design for compact test pattern set”, IEEE Trans. Computer Aided Design. Integration. Circuits Systems, Vol.26, No.7, (2007), pp.1331–1339.

      [4] B Kassimbekova, G Tulekova, V Korvyakov (2018). Problems of development of aesthetic culture at teenagers by means of the Kazakh decorative and applied arts. Opción, Año 33. 170-186

      [5] Basturkmen NZ, Reddy SM & Pomeranz I, “A low power pseudorandom BIST technique”, J. Electron. Test., Theory Application, Vol.19, No.6, (2003), pp.637–644.

      [6] Chatterjee M & Pradhan DK, “A BIST pattern generator design for near-perfect fault coverage”, IEEE Transaction. Computer, Vol.52, No.12, (2003), pp.1543–1558.

      [7] Hellebrand S, Rajski J, Tarnick S, Venkataraman S & Courtois B, “Built-in test for circuits with scan based on reseeding of multiple polynomial linear feedback shift registers”, IEEE Transaction. Computer, Vol.44, No.2, (1995), pp.223–233.

      [8] G Abilbakieva, M Knissarina, K Adanov, S Seitenova, G Bekeshova (2018). Managerial competence of future specialists of the education system (Preschool education and upbringing) and medicine in the comparative aspect. Opción, Año 33, No. 85. 44-62.

      [9] Kiefer G & Wunderlich HJ, “Deterministic BIST with multiple scan chains”, J. Electron. Test., Vol.14, No.1, (1999), pp.85–93.

      [10] Li L & Chakrabarty K, “Test set embedding for deterministic BIST using a reconfigurable interconnection network”, IEEE Transaction. Computer. Aided Design. Integration. Circuits Syst., Vol.23, No.9, (2004), pp.1289–1305.

      [11] Chih AC, Sandeep KK, “BIST Test Pattern Generators for Stuck-Open and Delay Testing”, IEEE Transaction, (1994).

      [12] Slawomir P & Alicja P, “BIST and Delay Fault Detection”, International test conference, (1993).

      [13] Patrick G, Christian L, Serge P & Arnaud V, “Comparison between Random and Pseudo-Random Generation for BIST of Delay, Stuck-at and Bridging Faults”, 6th IEEE International Conference on On-Line Testing Workshop, (2000), pp. 121-126.


 

View

Download

Article ID: 18000
 
DOI: 10.14419/ijet.v7i3.27.18000




Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.