Design of High frequency Voltage Controlled Oscillators for Phase Locked Loop
DOI:
https://doi.org/10.14419/ijet.v7i3.12.16553Keywords:
Current Starved VCO, PLL, Ring VCO.Abstract
This paper presents the analysis of various oscillators that generate high frequency of oscillation for high speed communication, clock generation and clock recovery. The Ring oscillator and the Current Starved Voltage Controlled Oscillator(CSVCO) (for 5-stagewithout resistor and with resistor) have been implemented using the Cadence Virtuoso tool in 90 nm technology. The generated frequency of oscillation and the power consumption values of the voltage controlled oscillators have been calculated after inclusion in the PLL, and were also compared to identify the most suitable voltage controlled oscillator for a given application.
References
[1] Saikee Chauhan, , Rajesh Mehra, " CMOS Design and Performance Analysis of Ring Oscillator for Different Stages", International Journal of Engineering Trends and Technology (IJETT) – Volume 32 Number 5- February 2016.
[2] Yashpal Sen, Nitin Jain, " Design and Implementation of Phase Locked Loop Using Current Starved Voltage Controlled Oscillator", Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 4, Number 6 (2014).
[3] Rishi Ratan“ Design of A Phase Locked Loop Based Clocking Circuit For High Speed Serial Link Applications†University of Illinois at Urbana-Champaign, 2014
[4] B. Razavi, “Design of Analog CMOS Integrated Circuits,†Tata McGraw Hill Edition, 2002.
[5] Shruti Suman, K.G Sharma, P.K Ghosh, “Analysis and Design of Current Starved Ring Vcoâ€, International Conference on Electrical, Electronics and Optimisation Techniques (ICEEOT)-2016
[6] M.D Sudara, V.S Wijesinghe, D.M Serasinghe, J.G.D.A Thilakaratne and Subramaniam Thayaparan ,“Implementation and Analysis of Fast Locking 5GHz Phase Locked Loop†2016 IEEE
[7] G.Jovanovi´c,M.Stojˇcev,Z.Stamenkovic, "A CMOS Voltage Controlled Ring Oscillator with Improved Frequency Stability" Scientific Publications of The State University of Novi Pazar SER. A: APPL. MATH. INFORM. AND MECH. vol. 2, 1 (2010), 1-9.
[8] MalothuDilipKummarNaik, Design and Analysis of Efficient Phase Locked Loop, Department of electronics and Communication, National Institute of Technology, Rourkela 2015.
[9] Shobha K M, Sudhakara H M, Praveen J, Raghavendra Rao A, " Design and Analysis of Phase Locked Loop based Frequency Synthesizer using Source Coupled VCO", International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control engineering", Vol. 4, Issue 5, May 2016 .
[10] Sidhartthsaxena, M.Srikanth, et.al, "Efficient VCO using Finfet", Indian Journal of Science and Technology", Vol8(S2), 262-270, JAnuary 2015.
[11] Madhusudan Kulkarni and Kalmeshwar N Hosur, "Design of a linear and wide range Current starved Voltage Controlled Oscillator for PLL", International Journal on Cybernetics & Informatics ( IJCI) Vol.2, No.1, February 2013.
[12] R. Jacob Baker. CMOS circuit design, Layout and simulation, John Wiley and Sons Inc, Publication, 2010.
[13] Roland E. Best, Phase-Locked Loops Design, Simulation and Applications, 5th edition, McGraw- Hill Publications.
[14] Stanley Goldman, Phase-Locked Loop Engineering Handbook for Integrated Circuits, Artech House, Inc, 2007.
[15] Cadence manual, 2013.
Downloads
How to Cite
Received date: July 30, 2018
Accepted date: July 30, 2018
Published date: July 20, 2018