A Ultra Low Power 12 Bit Successive Approximation Register for Bio-Medical Applications

  • Authors

    • Manoj Kumar
    • Raj Kumar
    2018-07-26
    https://doi.org/10.14419/ijet.v7i3.4.16192
  • Clock Gating, Power Consumption

  • Successive Approximation Register (SAR) analog to digital Converters (ADC) is favorable choice for the high resolution. As resolution of ADC increases, the no. of redundant cycles increases which increases power. So the Paper presents clock gated ADC with no redundant cycles/transition cycles for low power requirement and comparison between without Clock Gating and Clock Gated SAR. Using Simulation, Power consumption for Clock gated SAR 736.1nW at 1.8V power supply where as without Clock Gating SAR consumption is 54µW at 1.8 power supply.

     

     

  • References

    1. [1] S.Limotyraskis, S.D Kulchychi, D. Su and B.A. Wooley, “A 150MS/s 8b 71mW time-interleaved ADC in 0.180µm CMOSâ€, in Proc. IEEE Int. Solid State Circuits Conf. Dig. Tech Papers, pp. 258 – 259 , 2004.

      [2] Y.T. Wang and B. Razavi, “An 8-bit 150MHz CMOS A/D converterâ€, IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 308 –317, March 2000.

      [3] Z. Cao, S. Yan and Y. Li, “ A 32mW 1.25 GS/s 6 b 2 b/step SAR ADC in 0.13 m CMOSâ€, in Proc. IEEE International Solid-State Circuits Conference, pp. 542 - 543, 2008.

      [4] S.W. M. Chen and R. W. Brodersen, “A 6-bit 600MS/s 5.3mW asynchronous ADC in 0.13µm CMOSâ€, IEEE Journal Solid-State Circuits, vol. 41, no. 12, pp. 2669 – 2680, Dec 2006.

      [5] E. Alpman, H. Lakdawala, L. Carley and K. Soumyanath, “ A 1.1V 50mW 2.5GS/s 7b Time Interleaved C-2C SAR ADC in 45nm LP Digital CMOS†, In Proc. IEEE International Solid-State Circuits Conf., pp. 76 -77, 2009.

      [6] M. Hesener, T. Eichler, A. Hanneberg, D. Herbison, F. Kuttner and H. Wenske, “A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13pm CMOSâ€, in Proc. IEEE International Solid State Circuits Conf., pp. 248 -250, 2007

      [7] H. Kawaguchi and T. Sakurai, “A reduced clock-swing flip-flop (RCSFF) for 63% power reductionâ€, IEEE J. Solid-State Circuits, vol. 33, pp. 807 – 811, May. 1998.

      [8] A. Rossi, and G. Fucili, “Non redundant successive approximation register for A/D converters†, Electron Letter vol. 32, pp. 1055 -1057, June 1996.

      [9] Y. Kim, J. Kim, J. Oh, Y. Park, J. Kim, K. Park, B. Kong, Y. Jun, “Low-power CMOS synchronous counter with clock gating embedded into carry propagation,†IEEE Trans. Circuits Syst. II, vol. 56, no. 8, pp. 649-653, Aug 2009.

      [10] N. H. E. Weste and D. Harris, CMOS VLSI Design. Reading, MA: Pearson Education, Inc. 2005.

      [11] Gary K.Yeap, Practical Low-Power Digital VLSI Deign, Kluwer Publishing, 1998.

      [12] John F. Wakerly, Digital Design Principles and Practices, Prentice Hall, 2005.

      [13] A. G. M. Strollo and D. De Caro, “New low power flip-flop with clock gating on master and slave latches,†Electron. Letter vol. 36, pp. 294 - 295, Feb 2000.

      [14] A. G. M. Strollo, E. Napoli and D. De Caro, “ New Clock-Gating Techniques for Low-Power Flip-flops†in Proc. International Symp. Low Power Electronics Design, pp. 114-119 , 2000.

      [15] H. Partovi, R. Burd, U. Salim, F. Weber, L. Di Gregorio and D. Draper, “Flow-through latch and edge-triggered flip-flop hybrid elements,†in Proc. IEEE International Solid-State Circuits Conf., pp. 138 – 139, 1996

      [16] Tasnim B. Nazzal ,Soliman A. Mahoud , “A 1-V 8 Bit 0.84uW SAR ADC for Biomedical Applications †, 13th International SoC Design conference(ISOCC), 2016.

      [17] Mohamed O shaker and Magdy A Bayoumi, “ A 90 nm Low Power Successive Approximation Register For A/D Conversions †, 12th IEEE International Symposium on Quality Electronics Design, pp 311-315, 2011

  • Downloads

  • How to Cite

    Kumar, M., & Kumar, R. (2018). A Ultra Low Power 12 Bit Successive Approximation Register for Bio-Medical Applications. International Journal of Engineering & Technology, 7(3.16), 98-101. https://doi.org/10.14419/ijet.v7i3.4.16192