Implementation of fast FFT design for 128-point using Radix-22 CFA

 
 
 
  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract


    In this paper, implementation of fast FFT design for 128- point using Radix-22 CFA is presented. This research uses a common factor algorithm which is based on Radix-22. A 2-point DFT butterfly structure is the lowest complexity structure and Radix-22 CFA is used to reduce logic and area by reducing the number of twiddle factors. The VHDL code is written and synthesized using Xilinx FPGA device xc7vx330t-3ffg1761 to implement the proposed design. This design is coded in VHDL and MATLAB. VHDL code is targeted to synthesize into Xilinx Virtex-7 FPGA and simulated into ModelSim PE Student Edition 10.4a. MATLAB code is simulated into MATLAB 2012. The proposed design achieves 149.822 MHz clock frequency, used 2802 slices on the Virtex-7 and SQNR 33.49 dB at 16-bit I/O word length.

     


  • Keywords


    CFA; Complex Multiplier; FFT; OFDM; Radix-22; SDF.

  • References


      [1] A. Saeed, M. Elbably, G. Abdelfadeel and M. I. Eladawy, "FPGA implementation of Radix-22 Pipelined FFT Processor", in Proc. of the 3rd WSEAS Int. Symp. on Wavelets Theory and Applications in Applied Mathematics, Signal Processing & Modern Science, 2009, pp. 109-114.

      [2] Z. Wang, X. Liu, B. He, and F. Yu, "A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT", IEEE Trans. very large scale integration (VLSI) systems, vol. 23 no. 5, 2014, pp. 973-977.

      [3] J. Wang and L. A. Ronningen, "An Implementation of Pipelined Radix-4 FFT Architecture on FPGAs", Journal of Clean Energy Technologies, vol. 2, no. 1, 2014, pp. 101-103. https://doi.org/10.7763/JOCET.2014.V2.100.

      [4] C.P. Fan, M.S. Lee, G.A. Su, “Efficient low multiplier cost 256-point FFT design with Radix-24 SDF architecture", Journal of Engineering, vol. 19, no. 2, 2006, pp. 61-74.

      [5] K. Harikrishna, T. R. Rao, and V. A. Labay, "FPGA Implementation of FFT Algorithm for IEEE 802.16e (Mobile WiMAX)", Int. Journal of Computer Theory and Engineering, vol. 3, no. 2, 2011, pp. 197-203. https://doi.org/10.7763/IJCTE.2011.V3.305.

      [6] W.H. Chang and T. Nguyen, "An OFDM-specified lossless FFT architecture", IEEE Trans. on Circuits and Systems I, vo. 53, no. 6, 2006, pp. 1235-1243. https://doi.org/10.1109/TCSI.2006.875167.

      [7] H. Liu, and H. Lee, “A high performance four-parallel 128/64-point radix-24 FFT/IFFT processor for MIMO-OFDM systems", IEEE Asia Pacific Conference on Circuits and Systems, (APCCAS), 2008, pp 834-837.

      [8] Taesang Cho and Hanho Lee, “A High-Speed Low- Complexity Modified FFT Radix - 25 Processor for High Rate WPAN Applications”, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 21, 2012, pp 187-191.

      [9] V. Sarada, T. Vigneswaran, "Reconfigurable FFT Processor - A Broader Perspective Survey", Int. Journal of Engineering & Technology, vol. 5, no. 2, 2013, pp 949-956.

      [10] T. Cho, H. Lee, J. Park, C. Park, "A high-speed low-complexity modified Radix - 25 FFT processor for gigabit WPAN applications", in Proc. of IEEE Int. Symp. On Circuits and Systems, 2011, pp. 1259–1262.

      [11] U. Akshata and D. K. Gopika, "Hardware Implementation of Decimation in Time FFT," MIT Int. Journal of Electronics and Communication Engineering, vol. 3, no. 1, 2013, pp. 39-42.

      [12] W.H. Chang and T. Nguyen, "Design and simulation of 64-point FFT using Radix - 4 algorithms for FPGA Implementation", Int. Journal of Engineering Trends and Technology, vol. 4, issue 2, no. 1, 2013, pp 109-113.

      [13] J. Lee and H. Lee, "A High-Speed Parallel Radix-24 FFT/IFFT Processor for MB OFDM UWB System", in IEICE Trans. Fundamentals, vol. E91–A, no.4, 2013.

      [14] M. Shin and H. Lee, "A High-Speed Four-Parallel Radix-24 FFT/IFFT Processor for UWB Applications", in Proc. of IEEE Int. Symp. On Circuits and Systems, 2008, pp. 960-963.

      [15] M. Garrido, J. Grajal, M. A. Sanchez and O. Gustafsson, "Pipelined Radix-2k Feedforward FFT Architectures", IEEE Trans. on Very Large-Scale Integration Systems, vol. 21, issue. 1, 2013, pp. 23-32. https://doi.org/10.1109/TVLSI.2011.2178275.

      [16] S.-J. Huang and S.-G. Chen, "A green FFT processor with 2.5-GS/s for IEEE 802.15.3c (WPANs)", in Proc. of Int. Conf. on Green Circuits and Systems, 2010, pp 9–13.

      [17] Weidong Li, Yutai Ma and Lars Wanhammar, “Word Length Estimation for Memory Efficient Pipeline FFT/IFFT Processors”, Conference on Signal Processing Applications & Technology (ICSPAT), 2006.

      [18] X. Cui and D. Yu, "Digital OFDM transmitter architecture and FPGA design", in Proc. of IEEE eighth Int. Conf. on ASIC, 2009, pp 477-480.


 

View

Download

Article ID: 16063
 
DOI: 10.14419/ijet.v7i4.16063




Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.