High speed multi-channel data acquisition technique for efficient hardware utilization using quad data rate approach

 
 
 
  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract


    Data acquisition is the most demanding application for the acquisition and monitoring of various sensor signals. The data received are processed in real-time environment. This paper proposes a novel Data Acquisition (DAQ) technique for better resource utilization with less power consumption. Present work has designed and compared advanced Quad Data Rate (QDR) technique with traditional Dual Data Rate (DDR) technique in terms of resource utilization and power consumption of Field Programmable Gate Array (FPGA) hardware. Xilinx ISE is used to verify results of FPGA resource utilization by QDR with state of the art DDR approach. The paper ratiocinates that QDR technique outperforms traditional DDR technique in terms of FPGA resource utilization.

     

     


  • Keywords


    Data Acquisition System (DAQs); Dual Data Rate (DDR); FPGA; Multi-Channel; Quad Data Rate (QDR).

  • References


      [1] P. Chauhan, D. Israni, A. Makwana and K. Jasani, “Hardware Design of an Efficient High Speed Multi-Channel Data Acquisition Using DDR”, In: Proc. of IEEE International Conf. for Convergence of technology, April 2017.

      [2] R. Mehta, D. Israni, K. Jasani, A. Shah, "FPGA Realization of Novel Techniques for DDR based Data Acquisition System", In: Proc. of 2nd International Conf. on Next Generation Computing Technologies, Dehradun, India, 14-16 October 2016 https://doi.org/10.1109/NGCT.2016.7877469.

      [3] C. XiaoQiang, Z. Jun, and X. Xing. "Portable data acquisition system based on FPGA and USB", International Journal of Intelligent Engineering and Systems, Vol. 6, No. 2, 2013.

      [4] He Zhiqiang, Zhang Jingzhi and Zeng Wenxian, "Design and implement of a band-pass FIR filter based on FPGA in multi-channel data acquisition system", In: Proc. of 10th International Conference on Electronic Measurement & Instruments (ICEMI), Chengdu, pp. 49-52, 2011.

      [5] J. R. Payne and B. A. Menz, "High speed PC-based data acquisition systems", In: Proc. of Industry Applications Conference, Orlando, FL, pp. 2140-2145 Vol.3, 1995.

      [6] S. Arunaganesan, J. Adhavan, G. S. Reddy and M. Venkatesan, "Data acquisition system based on 8051 microcontroller for cutting tool temperature measurement", In: Proc. of IEEE International Conference on Computational Intelligence and Computing Research (ICCIC), Enathi, pp. 1-4, 2013. https://doi.org/10.1109/ICCIC.2013.6724154.

      [7] A. Tiwari, "A low power high speed dual data rate acquisition system using FPGA", In: Proc. of Communication, Information and Computing Technology (ICCICT) International Conference on, Mumbai, pp. 1-4,2012. https://doi.org/10.1109/ICCICT.2012.6398101.

      [8] M. Abdallah and O. Elkeelany, "A Survey on Data Acquisition Systems DAQ", In: Proc. of International Conference on Computing, Engineering and Information, Fullerton, CA pp. 240-243, 2009.

      [9] Y. Y. Fang and X. j. Chen, "Design and Simulation of UART Serial Communication Module Based on VHDL", In Proc. of 3rd International Workshop on Intelligent Systems and Applications (ISA), Wuhan, pp. 1-4, 2011. https://doi.org/10.1109/ISA.2011.5873448.

      [10] Design, Implementation and Functional Verification of Serial Communication Protocols (SPI and I2C) on FPGAs”, HCTL Open International Journal of Technology Innovations and Research, Vol. 4, July 2013.

      [11] A. K. Oudjida, M. L. Berrandjia, R. Tiar, A. Liacha and K. Tahraoui, "FPGA implementation of I2C & SPI protocols: A comparative study", In: Proc. of 16th IEEE International Conference on Electronics, Circuits, and Systems, Yasmine Hammamet, pp. 507-510, 2009.

      [12] “Design and implementation of a high speed Serial Peripheral Interface", In: Proc. of International Conference on Advances in Electrical Engineering (ICAEE), Vellore, pp. 1-3, 2014.

      [13] Liu Junzhi, "Design of a dual channel high-speed wideband synchronous data acquisition system", In: Proc. of 12th IEEE International Conference on Electronic Measurement & Instruments (ICEMI), Qingdao, pp. 295-299, 2015.

      [14] H. Subramoni, M. Koop and D. K. Panda, "Designing Next Generation Clusters: Evaluation of InfiniBand DDR/QDR on Intel Computing Platforms", In: Proc. of 17th IEEE Symposium on High Performance Interconnects, New York, NY, pp. 112-120, 2009. https://doi.org/10.1109/HOTI.2009.24.

      [15] S. Shujing and W. Zenggang, "The design of multi -channel data acquisition system based on FPGA", In: Proc. of International Conference on Consumer Electronics, Communications and Networks (CECNet), XianNing, pp. 5361-5364, 2011. https://doi.org/10.1109/CECNET.2011.5768783.

      [16] V. Schatz, "Synchronised data acquisition for sensor data fusion in airborne surveying", In: Proc. of 11th International Conference on Information Fusion, Cologne, pp. 1-6, 2008.

      [17] L. Njejimana , "Design of a Real-Time FPGA-Based Data Acquisition Architecture for the LabPET II: An APD-Based Scanner Dedicated to Small Animal PET Imaging", IEEE Transactions on Nuclear Science, Vol. 60, No. 5, pp. 3633-3638, Oct. 2013. https://doi.org/10.1109/TNS.2013.2250307.

      [18] S. Velmurugan and C. Rajasekaran, "A reconfigurable on-chip multichannel data acquisition and processing (DAQP) system for multichannel signal processing", In: Proc. of International Conference on Salem Pattern Recognition Informatics and Mobile Engineering (PRIME), pp. 109-114, 2013. https://doi.org/10.1109/ICPRIME.2013.6496456.


 

View

Download

Article ID: 16061
 
DOI: 10.14419/ijet.v7i4.16061




Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.