A Short Paper on Testability of a SoC
Keywords:System On-Chip, BIST, Test Access Mechanism, CUT.
The latest advances in semiconductor mix improvement accomplished assembling of expansive number of areas on a solitary chip Test organizing is an essential issue in System on-a-chip (SOC) test mechanization. Effective test masterminds minimize the general structure test application time, keep away from test asset clashes, and most outrageous power scrambling amidst test mode. For solid system on-chip, the circuit ought to be without fault since a solitary blame is likely going to make the entire chip vain. Finding the obstructions and utilization of helpful measures for same chip would diminish the running cost of the structure.. The remarkable move toward test cost emergency, where semiconductor test costs start to approach or beat in more expenses has driven test organizers to apply new reactions for the issue of testing System-On-Chip (SoC) masterminds containing different IP (Intellectual Property) centers. since it is not yet possible to apply non particular test structures to an IP focus inside a SoC, the progress of different close frameworks, and the landing of new industry measures, for instance, IEEE 1500 and IEEE 1450.6, may begin to change this condition. This paper looks rules and at several systems at present utilized by SoC tests engineers .
 System-on-a-Chip Test Scheduling With Precedence Relationships, Preemption, and Power Constraints IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 9, September 2002
 K. Chakrabarty, â€œTest scheduling for core-based systems using mixedinteger linear programming,â€ IEEE Trans. Computer-Aided Design, vol.19, pp. 1163â€“1174, Oct. 2000.
 M. Sugihara, H. Date, and H. Yasuura, â€œA novel test methodology for core-based system LSIs and a testing time minimization problem,â€ in Proc. Int. Test Conf., 1998, pp. 465â€“472.
 V. Muresan et al., â€œA comparison of classical scheduling approaches in power-constrained block-test scheduling,â€ in Proc. Int. Test Conf., 2000, pp. 882â€“891.
 A Review of Methodologies for Testing and Locating Faults in Integrated Circuits. International Journal of Emerging Trends & Technology in Computer Science (IJETTCS) Volume 3, Issue 6, November-December 2014 ISSN 2278-6856
 J. R .Vazquez and J. Pineda, â€œBuilt-in current sensor for Î”Iddq testing,â€IEEE journal of solid state circuits, vol. 39, No. 3, March 2004.
 M. J. Geuzebroek, J. Th. Vander Linden, and A. J. VandeGoor, â€œTest point insertion for compact test sets,â€ ITC Int. Test Conf., pp. 292â€“300, 2000.
 M. Yoshimura, T. Hosokawa, and M. Ohta, â€œA Test Point Insertion Method to Reduce the Number of Test Patterns,â€ in Proc.11 the Asian Test Sym. (ATSâ€™02), 2000.
 A. Krstic, K. T. Cheng, and S. T. Chakradhar,â€œPrimitive delay faults: Identification, testing, and design for testability,â€IEEE Tran. Comput.-Aided Design, vol.18, no. 6, pp 669â€“684, Jun 1999.
 Z. Ramirez, G.Espinosa, and V.Champac, â€œPrimitive delay faults: Identification, testing, and design for testability,â€ IEEE Tran. VLSI Sys., vol. 15, no. 5, pp. 572â€“577, May 2007.
 J. Savir, Z. Guo, â€Test Limitations of Parametric Faults in Analog Circuits,â€ Proc. of the 11th Asian Test Symposium. 2002.
 S. R. Das, J. Zakizadeh, S. Biswas, M. H. Assaf, A. R. Nayak, E. M. Petriu, W. B. Jone, and M. Sahinoglu, â€œTesting Analog and Mixed-Signal Circuits With Built-In Hardwareâ€”A New Approach,â€ IEEE Tran.on Instrum. Meas., vol. 56, no. 3, pp. 840â€“855, Jun. 2007.
 S. R. Das, â€Getting Errors to Catch Themselves-- Self-Testing of VLSI Circuits With Built-In Hardware,â€ IEEE Tran. on Instrum. Meas., vol. 54, no. 3, pp. 941â€“955, Jun. 2005.
 SoC Test: Trends And Recent Standards ITB Journal
 IEEE, "IEEE Standard Testability Method for Embedded Core-based Integrated Circuits," in IEEE Std 1500-2005, 2005, pp. 0_1-117.
 K. Chakrabarty, "Design of system-on-a-chip test access architectures using integer linear programming," presented at VLSI Test Symposium, 2000. Proceedings. 18th IEEE, 2000.
 Y. Zorian, E. J. Marinissen, and S. Dey, "Testing embedded-core based system chips," presented at Test Conference, 1998. Proceedings. International, 1998.
 E. J. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, and C. Wouters, "A structured and scalable mechanism for test access to embedded reusable cores," presented at Test Conference, 1998. Proceedings. International, 1998.
 P.Wohl, J.Waicukauski, S.Patel and M.Amin, "Efficient Compression and Application of Deterministic Patterns in Logic BIST Architecture, Design Automation Conf., 2003, pp. 566-569.
 P.Wohl, J.Waicukauski, S.Patel and M.Amin, â€œX-Tolerant Compression and Application of Scan ATPG Patterns in a BIST Architectureâ€, Intl. Test Conf., 2003, pp. 727-736.
 G.Kiefer, H.Vranken, E.J.Marinissen and H-J.Wunderlich, "Application of Deterministic Logic BIST on Industrial Circuits", JETTA, Vol. 17, Nos. 3/4, 2001, pp. 351-362.
 C.Barnhart, V.Brunkhorst, F.Distler, O.Farnsworth, B.Keller and B.Koenemann, "OPMISR - The Foundation for Compressed ATPG Vectors", Intl. Test Conf., 2001, pp. 748-757.
 J.Rajski, J.Tyszer, M.Kassab, N.Mukherjee, R.Thompson, K.H.Tsai, A.Hertwig, N.Tamarapalli, G.Mrugalski, G.Eide, J.Qian, "Embedded Deterministic Test for Low Cost Manufacturing Test", Intl. Test Conf., 2002, 301-310.
 S.Mitra and K.S.Kim, "X-Compact: An Efficient Response Compaction Technique for Test Cost Reduction", Intl. Test Conf., 2002, pp. 311-320
 C.Stroud, A Designer's Guide to Built-In Self-Test, Kluwer Academic Publishers, 2002.
 Avinash Yadlapati, Dr. Hari Kishore Kakarla, â€œAn Advanced AXI Protocol Verification using Verilog HDLâ€, Wulfenia Journal, ISSN: 1561-882X, Volume 22, Number 4, pp. 307-314, April 2015
 P Ramakrishna, K. Hari Kishore, â€œDesign of Low Power 10GS/s 6-Bit DAC using CMOS Technology â€œInternational Journal of Engineering and Technology (UAE), ISSN No: 2227-524X, Vol No: 7, Issue No: 1.5, Page No: 226-229, January 2018.
 A Murali, K. Hari Kishore, â€œEfficient and High Speed Key Independent AES Based Authenticated Encryption Architecture using FPGAs â€œInternational Journal of Engineering and Technology (UAE), ISSN No: 2227-524X, Vol No: 7, Issue No: 1.5, Page No: 230-233, January 2018.
 G.S.Spandana,K Hari Kishore â€œA Contemporary Approach For Fault Diagnosis In Testable Reversible Circuits By Employing The CNT Gate Libraryâ€ International Journal of Pure and Applied Mathematics, ISSN No: 1314-3395, Vol No: 115, Issue No: 7, Page No: 537-542, September 2017.
 K Hari Kishore, CVRN Aswin Kumar, T Vijay Srinivas, GV Govardhan, Ch Naga Pavan Kumar, R Venkatesh â€œDesign and Analysis of High Efficient UART on Spartran-6 and Virtex-7 Devicesâ€, International Journal of Applied Engineering Research, ISSN 0973-4562, Volume 10, Number 09 , pp. 23043-23052, June 2015.
 K Bindu Bhargavi, K Hari Kishore â€œLow Power BIST on Memory Interface Logicâ€, International Journal of Applied Engineering Research, ISSN 0973-4562, Volume 10, Number 08 , pp. 21079-21090, May 2015.
 Korraprolu Brahma Reddy, K Hari Kishore, â€œA Mixed Approach for Power Dissipation Reduction in Nanometer CMOS VLSI circuitsâ€, International Journal of Applied Engineering Research, ISSN 0973-4562 Volume 9, Number 18 , pp. 5141-5148, July 2014.
 Nidamanuri Sai Charan, Kakarla Hari Kishore "Reorganization of Delay Faults in Cluster Based FPGA Using BISTâ€ Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.28, page: 1-7, July 2016.
 Sravya Kante, Hari Kishore Kakarla, Avinash Yadlapati,"Design and Verification of AMBA AHB-Lite protocol using Verilog HDL" International Journal of Engineering and Technology, E-ISSN No: 0975-4024, Vol No.8, Issue No.2, Page:734-741, May 2016.
 Bandlamoodi Sravani, K Hari Kishore, â€œAn FPGA Implementation of Phase Locked Loop (PLL)â€, International Journal of Applied Engineering Research, ISSN 0973-4562, Volume 10, Number 14 , pp. 34137-34139, August 2015.
 Avinash Yadlapati, Kakarla Hari Kishore,â€œConstrained Level Validation of Serial Peripheral Interface Protocolâ€, Proceedings of the First International Conference on SCI 2016, Volume 1, Smart Computing and Informatics, Smart Innovation, Systems and Technologies 77, ISSN No: 2190-3018, ISBN: 978-981-10-5544-7, Chapter No: 77, pp. 743-753, 25th December 2017.
 P Kiran Kumar, P Prasad Rao, Kakarla Hari Kishore, â€œOptimal Design of Reversible Parity Preserving New Full Adder / Full Subtractorâ€, IEEE SPONSORED 3rd INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS 2016), pp. 3465-3470, 25th and 26th February 2016.
 Y Avinash, K Hari Kishore â€˜â€™Designing Asynchronous FIFO for Low Power DFT Implementationâ€™â€™ International Journal of Pure and Applied Mathematics, ISSN No: 1314-3395, Vol No: 115, Issue No: 8, Page No: 561-566, September 2017
 Mahesh Mudavathand K Hari Kishore "Design of RF Front End CMOS Cascade CS Low Noise Amplifier on 65nm Technology Processâ€ International Journal of Pure and Applied Mathematics, ISSN No: 1314-3395, Vol No: 115, Issue No: 7, Page No: 417-422, September 2017.
 P. Sahithi K Hari Kishore, E Raghuveera, P. Gopi Krishna â€œDESIGN OF VOLTAGE LEVEL SHIFTER FOR POWER-EFFICIENT APPLICATIONS USING 45nm TECHNOLOGYâ€ International Journal of Engineering and Technology(UAE), ISSN No: 2227-524X, Vol No: 7, Issue No: 2.8, Page No: 103-108, March 2018.
 N Bala Dastagiri K Hari Kishore â€œA 14-bit 10kS/s Power Efficient 65nm SAR ADC for Cardiac Implantable Medical Devicesâ€ International Journal of Engineering and Technology (UAE), ISSN No: 2227-524X, Vol No: 7, Issue No: 2.8, Page No: 34-39, March 2018.
 K Hari Kishore, K Durga Koteswara Rao, G Manvith, K Biswanth, P Alekhya â€œArea, Power and Delay Efficient 2-bit Magnitude Comparator using Modified GDI Technique in Tanner 180nm Technologyâ€ International Journal of Engineering and Technology(UAE), ISSN No: 2227-524X, Vol No: 7, Issue No: 2.8, Page No: 222-226, March 2018.
 Meka Bharadwaj, Hari Kishore "Enhanced Launch-Off-Capture Testing Using BIST Designsâ€ Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.12, Issue No.3, page: 636-643, April 2017.
 P Bala Gopal, K Hari Kishore, R.R Kalyan Venkatesh, P Harinath Mandalapu â€œAn FPGA Implementation of On Chip UART Testing with BIST Techniquesâ€, International Journal of Applied Engineering Research, ISSN 0973-4562, Volume 10, Number 14 , pp. 34047-34051, August 2015
View Full Article:
How to Cite
LicenseAuthors who publish with this journal agree to the following terms:
- Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under aÂ Creative Commons Attribution Licensethat allows others to share the work with an acknowledgement of the work''s authorship and initial publication in this journal.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal''s published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (SeeÂ The Effect of Open Access).