A Study on Electrical Characterization of Surface Potential and Threshold Voltage for Nano Scale FDSOI MOSFET


  • Chandra Shakher Tyagi
  • R L. Sharma
  • Prashant Mani






Nano scale, Short-channel effects, silicon- on-insulator (SOI), channel length, 3-D, surface potential, MOSFET, Threshold voltage.


In this paper the study of electrical characterization of Surface potential & Vth threshold-voltage model is developed for FD SOI MOSFET. The threshold voltage is important parameter in device design. Scaling of device has positive impact on device performance. The various parameters like thickness of silicon film, oxide layer, drain to source voltage plays a key role in improvement of device performance. Surface potential explain the distribution of applied potential throughout the channel. We also analyzed the effect of threshold voltage with various electrical parameters.





[1] Arora, N,â€MOSFET models for VLSI Circuit Simulationâ€, Wien New York, NY: springer Verlag, 1993.

[2] Colinge, “silicon on Insulator technology: Materials to VLSI (2nd ed.)â€,Norwell, MA : Kluwer Academic Publishers,1997.

[3] Cristoloveanu, S. and Li, “S.S, Electrical characterization of SOI Devices, Norwell, MA: Kluwer Academy Publisherâ€, 1995.

[4] D.J. Frank, R.H. Dennard, E. Nowak ,P.M.Solomon, Y. Taur, and H.-S.P.Wong, “Device scalling limits of si MOSFETs and their Application dependencies,†Proc.IEEE ,vol.89, no.3, pp.259-288, Mar.2001.

[5] Current, M.I., Bedell, S.W.,Malik,I.J., Feng, L.M.,and Henley, F.J. “What is the future of sub—100nm CMOS : Ultrashallow Junctions or Ultrathin SOI?’ Solid StateTechnologyâ€,66-77,2000.

[6] Guruprasad Katti, Nandita Das Gupta and Amitava Das Gupta,†Threshold voltage model for mesa isolated small geometry fully depleted SOI MOSFETs based on analytical solution of 3-D Poissions equation â€,IEEE Trans. Electron Devices, vol.51, no.7, pp.1169-1177, July 2004.

[7] F.Z. Rahou, M.Rahou and A. Guen Bouazza, “Study and Simulation of SOI n-MOSFET Transistor Single Gate using SILVACO Softwareâ€, Global J.res. Eng. Electrical Electron. Eng. 13 No 1, Version 1.0(2013).

[8] G.G. Shahidi et al., “Partially Depleted SOI Technology for Digital Logic,â€1999 IEEE International Solid State Circuit Conference, Digest of Technical Papers,pp.426-427, Februray 1999.

[9] Prashant Mani and M.K.Pandey, “Surface Potential and Threshold Voltage Model of Fully Depleted Narrow Channel SOI MOSFET Using Analytical Solution of 3D Poisson’s Equationâ€, Journal of Nano- and Electronic Physics vol.7, 2015.

[10] Prashant Mani and M.K.Pandy, , “Simulation Analysis of Conduction in Ultra Thin Nano Scale Fully Depleted SOI MOSFETâ€, International Journal of ChemTech Research, Vol.7 No. 2 , pp.1014-1018.

[11] Prashant Mani and M.K.Pandey, “Simulation Analysis of Narrow Width Effect in Nano Structured Fully Depleted SOI MOSFETâ€, Procedia of computer science, vol.57, pp.637-641 2015.

[12] Prashant Mani and M.K.Pandy, “Analytical Solution of 2d Poisson’s Equation Using Separation of Variable Method for FDSOI MOSFET,†International Journal of Electronics and Communication Engineering & Technology COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET), November 2013, pp. 150-154.

[13] Prashant Mani and Shivam Sharma “Analysis of Narrow Channel Single Gate Fully Depleted SOI MOSFET,†International Journal of Engineering Research & Management Technology, Volume 2, Issue-2, March- 2015, pp. 140-145.

View Full Article:

How to Cite

Shakher Tyagi, C., L. Sharma, R., & Mani, P. (2018). A Study on Electrical Characterization of Surface Potential and Threshold Voltage for Nano Scale FDSOI MOSFET. International Journal of Engineering & Technology, 7(3.12), 232–234. https://doi.org/10.14419/ijet.v7i3.12.16031
Received 2018-07-22
Accepted 2018-07-22
Published 2018-07-20