Low power combinational and sequential logic circuits using clocked differential cascode adiabatic logic (CDCAL)

  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract

    This paper presents the Clocked Differential Cascode Adiabatic Logic (CDCAL), the quasi-adiabatic dynamic logic that can operate
    efficiently at GHz-class frequencies. It is operated by two phase sinusoidal power clock signal for the adiabatic pipeline. The proposed logic uses clocked control transistor in addition to the less complex differential cascode logic structure to achieve low power and high speed operation. To show the feasibility of implementation of both combinational and sequential logic circuits using the proposed logic, the CLA adder and counter have been selected. To evaluate the energy efficiency of the proposed logic, an 8-bit pipelined carry look-ahead (CLA) adder is designed using CCDAL and it is also compared against the other high speed two phase counterpart available in the literature and conventional static CMOS. The simulation results show that the CCDAL logic can operate efficiently at high frequencies compared to other two phase adiabatic logic circuits. All the circuits have been designed using UMC 90nm technology library and the simulations are carried out using industry standard Cadence® Virtuoso tool.



  • Keywords

    Low Power; Quasi-Adiabatic Logic; Two Phase Clocked Charge Recovery Circuit; Low Power Adder

  • References

      [1] V. S. Kanchana Bhaaskaran and J. P. Raina, Pre-resolve and sense adiabatic logic for 100 KHz to 500 MHz frequency classes, Journal of Circuits, Syst. Comput. 21 (2012). https://doi.org/10.1142/S0218126612500454.

      [2] Y. Moon and D.-K. Jeong, An effcient charge recovery logic circuit, IEEE Journal of Solid-State Circuits 31 (1996) 514–522. https://doi.org/10.1109/4.499727.

      [3] Suhwan Kim ; C.H. Ziesler ; M.C. Papaefthymiou, “Charge recovery computing on Silicon”, IEEE Transactions on Computers 54 (2005).

      [4] Gurtac Yemiscioglu,Peter Lee,Very Large Scale Integration Implementation of a 16 bit clocked adiabatic Logarithmic Signal Processor, IET, Comp. Digital tech. 9 (2015) 239.

      [5] Y. Ye and K. Roy, QSERL: Quasi-static energy recovery logic, IEEE Journal of Solid-State Circuits 36 (2001) 239. https://doi.org/10.1109/4.902764.

      [6] Sasipriya, P., Bhaaskaran, V.S.K., Design of Low Power VLSI Circuits Using two Phase Adiabatic Dynamic Logic (2PADL), Journal of Circuits, Syst. Comput 27 (2018). https://doi.org/10.1142/S0218126618500524.

      [7] S. Wisetphanichkij and K. Dejhan, The combinational and sequential adiabatic circuitdesign and its applications, Circuits Syst. Signal Processing 28(4) (2009) 523–534. https://doi.org/10.1007/s00034-009-9096-5.

      [8] V. S. Sathe, J. Y. Chueh and M. C. Papaefthymiou, Energy-efficient Ghz-class chargerecoverylogic, IEEE Journal of Solid-State Circuits 42(1) (2007) 38–47. https://doi.org/10.1109/JSSC.2006.885053.

      [9] J. C. Kao, W. H. Ma, V. S. Sathe and M. Papaefthymiou, Energy efficient low-latency 600MHz FIR with high-overdrive charge recovery logic, IEEE Trans. Very Large Scale Integration Syst. 20 (2011) 977–988. https://doi.org/10.1109/TVLSI.2011.2140346.

      Manash Chanda, Swapnadip De, Chandan Kumar Sarkar, Design and Analysis of 32-Bit CLA Using Energy Efficient Adiabatic Logic for Ultra-Low-Power Application, Journal of Circuits, Syst. Computers 24 (2015). https://doi.org/10.1142/S0218126615501601




Article ID: 14632
DOI: 10.14419/ijet.v7i3.14632

Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.