AOCR: adaptive on chip router algorithm for multicore domain controller platform

 
 
 
  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract


    In the recent years, with the rapid development of semiconductor technologies and increasing demand for more effective multi-Core Domain Controller platforms, there is a clear demand for effective routing algorithms that can be used to route the packets between these platforms, while enhancing an on chip network performance, achieving a better latency and throughput. This paper proposes an adaptive on Chip Router algorithm with a simple adaptive routing algorithm based on runtime weighted arbitration and resource allocation methodology, where the routing decisions are minimized for applications-specific MDCU platforms. The proposed scheme is evaluated by simulations and its performance in terms of latency, area, power consumption and cost reduction per vehicle are presented. The results show that, 24.5% of latency reduction, 62.25% area utilization optimization and 63.76% of energy efficient compare with existing methods.

     

     


  • Keywords


    Multi-Core Domain Controller Unit; Network on Chip Interconnect Architecture; Routing Algorithm; VLSI Implementation

  • References


      [1] R. Ramanujam and B. Lin, "Destination-based congestion awareness for adaptive routing in 2D mesh networks", ACM Transactions on Design Automation of Electronic Systems, vol. 18, no. 4, pp. 1-27, 2013. https://doi.org/10.1145/2505055.

      [2] Dally, W. J., & Towles, B. (2001). Route packets, not wires: on-chip interconnection networks. In Design Automation Conference, 2001. Proceedings (pp. 684-689). IEEE. https://doi.org/10.1109/DAC.2001.935594.

      [3] Pande, P. P., Grecu, C., Jones, M., Ivanov, A., & Saleh, R. (2005). Performance evaluation and design trade-offs for network-on-chip interconnect architectures. Computers, IEEE Transactions on, 54(8), 1025-1040 https://doi.org/10.1109/TC.2005.134.

      [4] G. Ascia, V. Catania, M. Palesi, D. Patti, “Neighbors-on-Path: A New Selection Strategy for

      [5] On-Chip Networks,” Embedded Systems for Real Time Multimedia (ESTMedia), pp. 79-84, 2006.

      [6] P. Bogdan, R. Marculescu, “Non-Stationary Traffic Analysis and Its Implications on Multicore Platform Design,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.30, no.4, 2011.

      [7] P. Gratz, B. Grot, S.W. Keckler, “Regional congestion awareness for load balance in networks-on-chip,” 14thIntl. Symp. On High Performance Computer Architecture (HPCA), pp.203-214, 2008.

      [8] Stensgaard, M. and Spars, J.”ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology”. In the second ACM/IEEE International Symposium on Networks-on-Chip, 2008, pp. 55-64. https://doi.org/10.1109/NOCS.2008.4492725.

      [9] Faruque, M., Ebi, T. and Henkel, J.,”Run-time Adaptive onchip Communication Scheme”. In Proceedings of ICCAD, 2007, pp. 26-31.

      [10] R.Manevich, I. Cidon, A. Kolodny and, I. Walter,"Centralized Adaptive Routing for NoCs", lEEE Computer Architecture Letters, VOL. 9, NO.2, JULY-DECEMBER 2010, pp 57-60.

      [11] G. Ascia, V. Catania, M. Palesi, D. Patti, “Neighbors-on-Path: A New Selection Strategy for On-Chip Networks,” Embedded Systems for Real Time Multimedia (ESTMedia), pp. 79-84, 2006.

      [12] P. Gratz, B. Grot, S.W. Keckler, “Regional congestion awareness for load balance in networks-on-chip,” 14th Intl. Symp. On High Performance Computer Architecture (HPCA), pp.203-214, 2008. https://doi.org/10.1109/HPCA.2008.4658640.

      [13] S. Ma, N.E. Jerger, Z. Wang, “DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip,” 38th Intl. Symp. On Computer Architecture (ISCA), 2011. https://doi.org/10.1145/2000064.2000113.

      [14] R.S. Ramanujam, B. Lin, “Destination-based adaptive routing on 2D mesh networks,” Architectures forNetworking and Comm. Systems (ANCS), 2010.

      [15] Matos, D., Concatto, C., Kologeski, A., Carro, L., Kastensmidt, F., Susin, A., and Kreutz, M.,” Adaptive router architecture based on traffic behavior observability”. In Proceedings of the second international Workshop on Network on Chip Architectures, 2009.

      [16] Hatem, F. O., & Kumar, T. N. (2013, April). A low-area asynchronous router for clock-less network-on-chip on a FPGA. In Computers & Informatics (ISCI), 2013 IEEE Symposium on (pp. 152-158). IEEE. https://doi.org/10.1109/ISCI.2013.6612394.

      [17] Z. Lu and A. Jantsch, “Flit ejection in on-chip wormhole-switched Networks with virtual channels,” in NORCHIP ’04: Proceedings of the 2004 IEEE/ACM International Conference on Norchip, Nov. 2004, pp. 273–276.

      [18] J. Hu, ¨ U. Y. Ogras, and R. Marculescu, “System-level buffer allocation for application-specific networks-on-chip router design,” IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 25, no. 12, pp. 2919–2933, Jan. 2006. https://doi.org/10.1109/TCAD.2006.882474.

      [19] H. Wang, L.-S. Peh, and S. Malik, “Power-driven design of router.” Design, Automation &Testin Europe Conf. & Exhibition (DATE), 2012.

      [20] C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das,“ViChaR: A dynamic virtual channel regulator for network-on-chip routers,” in MICRO’39: Proceedings of the 39th Annual IEEE/ACM International Sympo-sium on Microarchitecture, Dec. 2006, pp. 333–346. https://doi.org/10.1109/MICRO.2006.50.

      [21] Vincenzo Rana A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication VLSI-SoC 2008, IFIP AICT 313, pp. 232–250, 2010.

      [22] Intel Corporation. A Touchstone DELTA System Description. Technical Report.1991.


 

View

Download

Article ID: 13477
 
DOI: 10.14419/ijet.v7i4.13477




Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.