10Ghz Charge Pump PLL for Low Jitter Applica-tions

  • Authors

    • Rajeshwari D S
    • P V Rao
    • Ramesh Karmungi
    2018-04-03
    https://doi.org/10.14419/ijet.v7i2.12.11349
  • Charge Pump PLL, Jitter, Differential VCO, Cascade, PFD, Current Mismatch.

  • This paper presents design and simulation of charge pump architectures for 10GHz Charge Pump Phase locked Loop. Differential delay cell VCO with symmetric load and Programmable frequency divider are efficiently implemented in loop. Able to achieve Peak jitter of the Divider 10ns, Peak jitter of VCO 205ps at 1GHz.Charge pump is analysed in loop by reduced current mismatch using improved high swing cascode structure including start up circuitand it has low turn ON voltage and high ouput impedance to provide stable voltage.Charge pump results current mismatch less than 0.05%.10GHz DPLL is simulated with 65nm techonology, 1.2V and tsmc foundary model files

  • References

    1. [1] K. K. Abdul Majeed, Binsu J. Kailath “Low power PLL with reduced reference spur realized with glitch-free linear PFD and current splitting CPâ€,Analog Integrated Circuits and Signal ProcessingOctober 2017, Volume 93, Issue 1, pp: 29–39.

      [2] Zhao Zhang , Jincheng Yang , Liyuan Liu , Peng Feng , Jian Liu ,Nanjian Wu, “Source-switched charge pump with reverse leakage compensation technique for spur reduction of wideband PLL†Electronics Letters ,Volume: 52, Issue: 14, 2016,pp: 1211 – 121.

      [3] ArunPaidimarri , Nathan Ickes , Anantha P. Chandrakasan, â€A 0.68V 0.68mW 2.4GHz PLL for ultra-low power RF systemsâ€,Radio Frequency Integrated Circuits Symposium IEEE 2015.

      [4] Susan Schober , John Choma,â€A 1.25mW 0.8–28.2GHz charge pump PLL with 0.82ps RMS jitter in all-digital 40nm CMOS†Circuits and Systems (ISCAS), 2015 IEEE International Symposium .

      [5] Yuan Hengzhou , Guo Yang , Ma Zhuo, “A 40nm/65nm process adaptive low jitter phase-locked loop†Integrated Circuits (ISIC), 2014 14th International Symposium.

      [6] M. Yogesh , P. Sareen , M. Dietl , K. Dewan,†A 2.5 GHz self-compensated, bandwidth tracking PLL with 0.8 ps jitter†NORCHIP, 2012.

      [7] Rajeshwari D S , P V Rao,†Precise current matching charge pump for digital phase locked loop†Cognitive Computing and Information Processing, Aug. 2016.

      [8] D. S. Rajeshwari, P. V. Rao V. Rajesh, “Artificial Intelligence and Evolutionary Computations in Engineering Systemspp 39-47 volume 394 2016

      [9] F. M. Gardner, “Phase Accuracy of Charge pump PLL’s,â€IEEE Trans. Communications, vol. COM-30, pp. 2362–2363, OCT. 1982.

      [10] Kerry Lacanette, “A Basic Introduction to filters-Active, Passive and Switched-capacitor,†National Semiconductor Applications Note 779, April 1991.

      [11] F. M. Gardner, Phase lock Techniques, Second Ed., Wiley and Sons, 1979.

  • Downloads

  • How to Cite

    D S, R., V Rao, P., & Karmungi, R. (2018). 10Ghz Charge Pump PLL for Low Jitter Applica-tions. International Journal of Engineering & Technology, 7(2.12), 348-351. https://doi.org/10.14419/ijet.v7i2.12.11349