Design and software implementation of solid state transformer

Dr. Raaed Faleh Hassan *

Department of Control and Automation Engineering Techniques
Electrical Engineering Technical College
Middle Technical University
*Corresponding author E-mail: drraaed_alanbaki@eetc.mtu.edu.iq

Abstract

The work presented in this paper concerned with the analysis, design and software implementation of the Solid State Transformer as an alternative to the conventional power transformer. The proposed transformer aims to perform the same task as the conventional one with additional facilities and advantages. Three stages are considered to configure the Solid State Transformer. The first stage which is known as input stage and implemented using Vienna rectifier which converts the AC voltage of the main supply to a DC voltage. The second stage (isolation stage) step down the DC voltage to a lower level DC voltage. This stage consists of a single – phase five-level diode clamped inverter, 1 KHz step – down transformer and fully controlled bridge rectifier. The output stage (third stage) is a three-phase three-level diode clamped inverter which converts the low level DC voltage to a three-phase, 50 Hz AC voltage. Model Predictive Current Control has been employed for driving transformer’s stages. The gating signal is produced directly when the given cost function is minimized, therefore there is no need of any modulator. Behavior of the proposed structure is achieved by simulation which shows high quality power conversion with low Total Harmonic Distortion.

Keywords: Solid-State Transformer; Model Predictive Current Control; Vienna Rectifier; Diode Clamped Converter and High Frequency Transformer.

1. Introduction

Power transformer plays important role in the electric power systems. It is enables these systems to transfer the generated electrical power for long distances with high efficiency [1-4]. In order to achieve low transmission losses, power transformers providing voltage boosting at the generation side of the power system. However, at the distribution side, another power transformer acts to stepping down the voltages to the values used by industrial, commercial, and residential applications [4]. Although it is important part in the power systems, power transformer has some drawbacks like bulky size, heavy weight, sensitive to the load variations, unable to compensate power factor, etc. [1-3], [5-7]. Power transformers dominate 25% of the overall size of the power system and more than 30% of the overall weight. The size of the power transformer is determined by the value of the saturation flux density of the material implements the transformer core. As the maximum operational flux density is inversely proportional with the operating frequency, then increasing this frequency will lead to reducing the size of the transformer. With continuous advancement of power electronics devices and circuits, a considerable possibility to develop promising technique that performs the function of the power transformer and overcomes the transformer drawbacks became at hand. The technique that has attracted researcher’s attention as an alternative to the conventional transformer is the Solid State Transformer (SST) or Power Electronics Transformer (PET) [2]. In addition to performing the same task as traditional transformer, employing SST opens up a new horizon in the utilization of electrical power systems [5]. The proposed structure of the SST allows of adopting high operating frequency which leads to valuable reduction in the weight and size of this new transformer [8-11]. SST enables a perfect isolation of induced harmonics from passing through power system [1]. It is also performing power conversion between different formats with any desired frequencies [12], keeps instantaneous voltage regulation [13], reactive power compensation, and potential current limitation [10]. SST can be considered as the backbone of the future intelligent power systems [13]. The major task of the SST is to perform the voltage stepping up/down based on medium – to – high frequency isolation, therefore to achieve a considerable reduction in its size and weight. In order to realize this task, the 50/60 Hz ac voltage is transformed to a high frequency by means of rectifier / inverter set. Then this high frequency ac voltage is either stepped up or down using high frequency transformer. Finally, the output of the high frequency transformer is shaped back into 50/60 Hz through another rectifier / inverter set [4]. The presence of the rectifiers and inverters in the composition of these transformers provides the possibility to achieve voltage and current regulation, power flow control, fault current limitation. Also the configuration of the SST provides a scope to supply different voltage forms (ac and dc) at the load side which enables the new era in the power systems. Penetration of the SST into distribution power systems needs its structure to employ power devices which have the ability to work reliably in high voltages and frequencies environment [4]. Recently, the researcher’s efforts concerned with adopting either multi – modules for the SST structure [1] [5-7] [11] [15-19], or using multilevel configuration [2] [12]. Employing the high voltage semiconductor devices based on wide – bandgap substances like 4H – SiC, leads to the appearance of the third version of the SST configuration [9] [13] [20-21]. Various control methods are presented for controlling the power converters, and Fig. (1) summarize the most familiar ones [22].

Copyright © 2018 Dr. Raaed Faleh Hassan. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
From these control pattern, predictive scheme seems to be a most interesting method for controlling power converters [22-27]. The main feature of the Model Predictive Control (MPC) is the utilization of the system model to predict the future response of the controlled variable [22]. The conventional control techniques adopted in power electronics drives are based on providing a suitable control signal to the modulator using Proportional – Integral (PI) controller [27]. With the presence of the control signal from the PI controller, the modulator tends to direct the switching states of the converter. Alternatively, MPC combines the two driving stages into a single computational stage that manipulates the discrete and finite switching states of the converter [28].

2. Basic SST structure

Between several structures have been proposed for the SSTs, the three – stages structure is the most assessed one [29-32]. Fig.2 shows the three stages SST topology configuration proposed for distribution system, the three stages are namely the input stage, isolation stage and output stage [31].

From Fig.2, the input stage in the SST structure acts as a rectifier, which converts the three phase ac voltage to the dc voltage. In the distribution system, the rectifier will be interface with the high or medium ac voltage levels [32]. Therefore, there is a necessity to employ a structure that has a capability of handling these voltage levels and keeps acceptable power quality. Vienna rectifier is one of the most widely considered structure in the recent years [33]. The conventional Vienna structure consists of one active switch per phase; it possesses an advantages over the classical rectifiers structures from power quality and high voltage level points of view. In order to reduce the voltage stress on the components of Vienna rectifier, a proposed structure which is shown in Fig.3 is considered as the input stage of the SST.

In this topology, the phase voltage $v_{sa}$ at the (ac) side of the rectifier depends on the polarity of the line current $i_{sa}$ and the switches state $s_a$ [33]. When the switches are on the ON state ($s_a = 1$), the center point of the DC side will be connected to the phase voltage $v_{sa}$. However, when the switches are on the OFF state ($s_a = 0$), the phase voltage $v_{sa}$ will be connected to the positive or negative DC bus according to the polarity of the line current $i_{sa}$ [33].

The third stage in the SST structure is the output stage which is responsible of converting the low level DC voltage from the high frequency transformer into low level low frequency 3 – phase AC voltage using another DCMC as shown in Fig.5.
Table 2: The Switching States of Three-Level Diode Clamped Inverter

<table>
<thead>
<tr>
<th>( V_{ac} )</th>
<th>( V_{bc} )</th>
<th>( V_{bc}/2 )</th>
<th>( V_{ac} )</th>
<th>( V_{bc} )</th>
<th>( V_{ac}/2 )</th>
<th>( V_{bc}/2 )</th>
<th>( V_{ac}/2 )</th>
<th>( V_{bc}/2 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

3. Control strategy

The control strategy considered in this paper will be the Model Predictive Control Current (MPCC), which has the general scheme shown in Fig. 6. The main feature of the MPCC is the utilization of the system model for predicting the subsequent response of the controlled variables \( x \) (\( k +1 \)). This information is employed to optimize the next actuation, according to the minimization of a predefined cost function [23]. In the case of converter, the prediction is performed for each possible switching states. The switching state that minimizes the cost function is applied to the converter in the next sampling interval. The cost function to be minimized is the error between the reference currents and the predicted values in the orthogonal coordinates form as given below:

\[
\delta \text{cost} = |i_s^*(k+1) - i_s^P(k+1)| + |i_r^*(k+1) - i_r^P(k+1)|
\]

Where \( i_s^* \) is the reference current and \( i_s^P \) is the predicted value.

Consider the circuit shown in Fig. 7, KVL for each phase can be written as:

\[
v_{sa} = L_s \frac{di_{sa}}{dt} + R_s i_{sa} + v_{AN} - v_{NN}
\]

\[
v_{sb} = L_s \frac{di_{sb}}{dt} + R_s i_{sb} + v_{BN} - v_{NN}
\]

\[
v_{sc} = L_s \frac{di_{sc}}{dt} + R_s i_{sc} + v_{CN} - v_{NN}
\]

The space vector of the grid voltage can be described as follows:

\[
V_s = \frac{2}{3}(v_{sa} + av_{sb} + a^2v_{sc})
\]

Substitute (2 – 4) in 5 yield:

\[
V_s = L_s \frac{di_s}{dt} + R_s i_s + V_{afe}
\]

Where:

\[
a = e^{j2\pi/3}.
\]

And

\[
i_s = \frac{2}{3}(i_{sa} + ai_{sb} + a^2i_{sc})
\]

\[
\frac{2}{3}(v_{an} + av_{bn} + a^2v_{cn}) = 0
\]

\[
V_{afe} = \frac{2}{3}(v_{an} + av_{bn} + a^2v_{cn})
\]

\[
= \frac{2}{3}V_{dc}(s_a + as_b + a^2s_c)
\]

Where \( s_a, s_b, \) and \( s_c \) are the switching states of the rectifier.

Equation (6) can be discretized using forward Euler method which yields:

\[
i_s(k+1) = \left(1 - \frac{R_s T_s}{L_s}\right)i_s(k) + \frac{V_s}{L_s}[V_s(k) - V_{afe}]
\]

Where \( i_s(k+1) = i_{sa}(k+1) + ji_{sb}(k+1) \) is the prediction of the line current vector and \( T_s \) is the sampling interval. Fig. 8 shows the predictive current control of the input stage. The cost function to be minimized is defined as follows:

\[
g_{vec} = |i_{sa}(k) - i_{sa}(k+1)| + |i_{sb}(k) - i_{sb}(k+1)|
\]
b) MPCC for Isolation Stage
This section presents a MPCC of the isolation stage which is shown in Fig. 9. At the inverter side, the prediction is performed for currents and the cost function is defined as:

\[
\bar{g}_{\text{invers}} = |i_s(k+1) - i_s^*(k+1)| + |i_p(k+1) - i_p^*(k+1)| \tag{10}
\]

While at the rectifier side the active and reactive power are directly controlled when the following cost function is minimized:

\[
\bar{g}_{\text{rectifier}} = |P_{\text{in}}(k+1) - P_{\text{in}}^*(k+1)| + |Q_{\text{in}}(k+1)| \tag{11}
\]

Where, \(P_{\text{in}}^*\) and \(Q_{\text{in}}^*\) are the desired active and reactive power respectively, \(P_{\text{in}}(k+1)\) and \(Q_{\text{in}}(k+1)\) are the predicted active and reactive power respectively. As a unity power factor is required the desired reactive power \(Q_{\text{in}}^*\) is set equal to zero. The predicted active and reactive power can be calculated as follows:

\[
P_{\text{in}}(k+1) = Re(v_s(k+1)s_{\text{in}}(k+1)) = v_{\text{sd}}i_{\text{sd}} + v_{\text{sb}}i_{\text{sb}} \tag{12}
\]

\[
Q_{\text{in}}(k+1) = Im(v_s(k+1)s_{\text{in}}(k+1)) = v_{\text{sb}}i_{\text{sd}} - v_{\text{sd}}i_{\text{sb}} \tag{13}
\]

Where, \(s_{\text{in}}(k+1)\) is the complex conjugate of \(s_i(k+1)\).

c) MPCC for the output stage:
The MPCC scheme of the output stage is shown in Fig. (10).

The prediction process of the load currents and capacitor voltages is accomplished for the switching state depicted in Table II by means of the following equations:

\[
\hat{e}(k+1) = v(k+1) - \frac{1}{T}l(k) - \frac{L}{T^2} \hat{e}(k) \tag{14}
\]

\[
i^p(k+1) = \left(1 - \frac{R}{L}\right)i(k) + \frac{1}{L}v(k) - \hat{e}(k) \tag{15}
\]

\[
v_{\text{cs}}^c(k+1) = v_{\text{cs}}(k) + \frac{1}{T}\bar{i}_{\text{cs}}(k)T_s \tag{16}
\]

\[
v_{\text{cs}}^p(k+1) = v_{\text{cs}}(k) + \frac{1}{T}\bar{i}_{\text{cs}}(k)T_s \tag{17}
\]

After acquiring the predictions, the cost function is assessed as follows:

\[
\bar{g}_{\text{invers}} = |i_s^* - i_s^0| + |i_p^* - i_p^0| + |v_{\text{cs}}^c - v_{\text{cs}}^p| \tag{18}
\]

The switching state that minimizes the \(g_{\text{invers}}\) is selected to be applied in the next period.

4. Simulation results

To confirm the expected behavior of the proposed SST, the designed structure has been simulated using Matlab – Simulink software package. The simulated configuration of the SST is that shown in Fig. 11, which is consist of the three stages have been designed previously.

Table 3 shows the designed parameters for each stage in the SST.
Table 3: Design Parameters of SST

<table>
<thead>
<tr>
<th></th>
<th>Input Stage</th>
<th>Isolation Stage</th>
<th>Output Stage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage:</td>
<td>11KV (L-Lrms, 50 Hz)</td>
<td>Input voltage: 2.6 KV DC</td>
<td>Input voltage: 650 V</td>
</tr>
<tr>
<td>DC</td>
<td>650 V DC (L-L, rms, 50 Hz)</td>
<td>Output voltage: 650 V DC</td>
<td>Output voltage: 400 V</td>
</tr>
<tr>
<td>Rs: 5 Ω, Ls: 2 mH, C1, C2: 5000µF</td>
<td>Trans. turn ratio: 2 : 1</td>
<td>KC: 10, Ki: 0.01</td>
<td>Load rating: 10 KW, 15 KVAR inductive</td>
</tr>
</tbody>
</table>

For the purpose of prediction, the MPCC receives the following measured quantities:

- Instantaneous values of the three –phase supply voltages and currents (Vs & Is) ab,c form the main supply.
- High level DC voltage from the output of the input stage.
- Instantaneous value of the current from the primary side of the High – Frequency Transformer (HFT).
- Instantaneous values of the current and voltage from the secondary side of the HFT.
- Low level DC voltage from the output of the isolation stage and Vc1 and Vc2 from the input of the output stage.
- Instantaneous values of the three – phase load voltages and currents (Vl & Il) ab,c from the output of the output stage.

According to the aforementioned calculations equations (2-18), the MPCC generates 3 – gating signals to the input stage, 6 – gating signals to the isolation stage and 6 – gating signals to the output stage.

Simulation results of the input stage of the SST is shown in Fig. (12). The input voltage from the main supply is three phase 11 KV line – to – line. The input stage converted this AC voltage to DC voltage of magnitude 2600 V. A unity power factor between the phase voltage Vab and the line current Ias can be shown in the same figure, also a minimum Total Harmonic Distortion (THD) of the line current is achieved as shown in Fig. (13).

Simulation results of the output stage are shown in Fig. (15), the low level DC voltage is converted into low level 3-phase 3-level 50 Hz AC voltage using 3 – level clamped diode inverter. The 3 – phase voltages are filtered by using inductances to produce pure sine wave signal. It can be notice that a unity power factor between the phase voltage and line current is achieved. Minimization of the cost function in eq. (17) produced the voltage balance between the input capacitors of the 3-level diode clamped inverter in the output stage as shown in Fig. (16).
5. Conclusion

In this paper, three stages solid-state transformer has been designed and implemented using Matlab/Simulink software package. Model Predictive Current Control (MPCC) is employed for driving the three stages of the SST. MPCC don’t need any type of modulator and the gating signals are produced directly when the given cost function is minimized. The proposed structure of the SST performs the same task as the conventional transformer. It was shown that the designed SST provides the desired enhancement of the power factor (both in supply and load sides) and the Total Harmonic Distortion (THD). It is also providing a power of different formats with any desired frequency. Therefore, SST can be considered as a promising alternative of the conventional transformer.

References


