

International Journal of Engineering & Technology

Website: www.sciencepubco.com/index.php/IJET

Research Paper



An improved design of reversible adder/subtractor

Gowthami. P^{1*}, R. V. S. Satyanarayana¹

¹ Department of Electronics & Communication Engineering,Sri Venkateswara University, Tirupati, Andhrapradesh, India. *Corresponding author E-mail: gowthamiputta@gmail.com

Abstract

Reversible logic has gained an importance in the fields such as Quantum computing, DNA computing, Bio informatics, Nanotechnology and Optical computing etc. This paper presents a new design of reversible adder/subtractor circuit. The proposed design has better performance than the existing counterpart in terms of reversible gates, garbage outputs and quantum cost.

Keywords: Nanotechnology; Quantum Computing; Reversible Adder/Subtractor; Reversible Logic Gates.

1. Introduction

Landauer principle states that for conventional logic operations, when each bit of information loss results in dissipation of KTln2 joules of energy where K= Boltzmann's constant, T= Temperature at which operation is carried out (Landauer, 1961). C.H. Bennett proved that dissipation of KTln2 amount of heat energy can be avoided if the logic operation is performed in reversible manner (Bennett, 1973).

A single digital combinational circuit that is capable of performing dual operations such as addition and subtraction depending on a control (Ctrl) bit is known as Adder/Subtractor circuit. When logic '0' is applied to the Ctrl then the circuit works as an adder and When logic '1' is applied to the Ctrl then the circuit behaves as subtractor. Adder/Subtractor circuit is used to design complex computational units like ALU, multipliers and dividers etc (Saha & Manna, 2007; Anil k. Maini, 2007)

2. Basics of reversible logic gates

A Gate is said to be reversible gate when it consists of identical inputs and outputs and also has one to one mapping between input and output vectors (Haghparast et al., 2011; Syed Mostahed Ali Chowdhury, 2003). In a system, reversible computation is carried out if the system comprises reversible gates (Vasudevan et al., 2004).

To design an optimized reversible logic circuit the parameter which plays a major role are (Haghparast et al., 2011).

Gate Count: Number of reversible gates employed in the implementation of the reversible circuit.

Constant Inputs: Inputs of reversible gate which are retain at fixed value either 0 or 1 to obtained desired output. These inputs are called constant inputs.

Garbage Outputs: Outputs of a reversible gate which are not necessary for further operations in the reversible circuit.

Quantum Cost: Number of primitive reversible gates (1x1 and 2x2) needed for reversible circuit design.

In literature, there are several types of reversible gates are existed among them two reversible gates, which are utilized in the proposed design, are illustrated in Table 1.

Table 1: Reversible Logic Gates					
Reversible Gate	Logic Symbol	Quantum Cost			
F2G (Parhami, 2006).	$\begin{array}{c c} A \\ \hline B \\ C \\ \hline \end{array} F2G \\ \hline X = A \oplus B \\ \hline Y = A \oplus C \\ \hline \end{array}$	2			
HNG (Haghparast et al., 2008).	A $W = A$ B $X = B$ C HNG $Y = A \oplus B \oplus C$ D $Z = (A \oplus B) C \oplus A B \oplus D$	6			

3. proposed design

The basic building blocks of the adder/subtractor circuit are Full adder and EXOR gate. HNG is used as a full adder and Feynman double gate is used to perform EXOR operations which are needed in the adder/subtractor design. the implementation of proposed reversible 8-bit adder/subtractor circuit, eight HNG and four F2G reversible gates are utilized as shown in Figure 1. A inputs are directly applied to the HNG gates as a one of the input, where as B inputs and control (Ctrl) are applied to the Feynman double gates. Ctrl terminal is connected to the Cin and also to the one of the input of Feynman double gate. If logic '0' is applied to Ctrl, the Feynman double gates are behave as buffers whose outputs are an uncomplemented form of inputs and at this instant the circuit perform addition operation. If logic '1' is applied to the Ctrl, the Feynman double gates acts as an inverters and its input data bits are complemented, now adder performs the addition operation of A data with the complemented form of B data along with a single bit logic'1' as C_{in.} This operation is identical to a subtraction operation using 2's complement (Saha & Manna N, 2007).



Copyright © 2018 Gowthami. P, R. V. S. Satyanarayana. This is an open access article distributed under the <u>Creative Commons Attribution</u> <u>License</u>, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.




Fig. 1: Block Diagram of Proposed 8-Bit Reversible Adder/Subtractor.

The proposed 8-bit adder/subtractor design requires totally 12 reversible gates and it has a quantum constant of 56. This design utilizes eight constant inputs and generates 17 garbage outputs. The number of reversible gates (gate count), garbage outputs, constant inputs and quantum cost for N bit reversible adder/subtractor are as follows.

Reversible gates = N + (N/2)

Garbage outputs = 2N + 1

Constant inputs = N

Quantum cost = 7N

4. Simulation results and comparison

The proposed reversible adder/subtractor circuit is coded using Verilog HDL. The operation of a proposed reversible adder/subtractor design was tested by simulation process which is done in Xilinx 14.3 by creating a test bench written in a Verilog HDL. The simulation waveforms of the proposed reversible adder/subtractor as an adder and a subtractor is shown in Figure 2 and Figure 3 respectively.

Value	0 ns	100 ns	200 ns	300 ns	4	Ons
0						
01111000	00000100	00001111	00011110	01111000	X	11100001
01101110	00000011	00001100	00010100	01101110	X	10111001
0						
11100110	00000111	00011011	00110010	11100110	X	10011010
0						
0						
	0 01111000 01101110 0 11100110 0	0 0 01111000 00000100 01101100 00000011 0 11100110 0 0	0 01111000 01101100 0 01101100 0 11100110 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 01111000 01101100 0 01101100 0 11100110 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0 0 01111000 0000010 00000111 0001110 0111100 0 0000011 0000011 0000100 0000010 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Fig. 2: Proposed Design Simulation Waveforms as an Adder.

Name	Value	0ns	100 ns	200 ns	300 ns	400 ns
🔓 Ctrl	1					
🕨 👫 A[7:0]	10110010	00001000	00001111	01000000	10110010	11100001
▶ <table-of-contents> B[7:0]</table-of-contents>	01000101	00000111	00001100	00100110	01000101	101111100
🗓 Cin	1					
▶ 👫 S[7:0]	01101101	D0000001	00000011	00011010	01101101	00100101
14 (8	1					
12 zero	0					

Fig. 3: Proposed design simulation waveforms as a Subtractor.

Table 2 shows the comparison between proposed and existing designs for 8- bit reversible adder/subtractor. The comparison is done on the design constraints such as reversible gates, garbage outputs, constant inputs and quantum cost.

Table 2: Comparison of 8-Bit Reversible Adder/Subtractor.						
Designs	Reversible	Garbage	Constant	Quantum		
Designs	Gates	outputs	inputs	Cost		
Existing (Ranga-	31	23	08	76		
raju et al., 2011).	51	23	08	70		
Proposed	12	17	08	56		
N bit	N + (N/2)	2N + 1	N	7N		

5. Conclusion

This article presented a new design for reversible adder/subtractor circuit. Table 2 illustrates that reversible gates required, garbage outputs generated and quantum cost of the presented design are optimized than the existing ones. The proposed design can be further extended to N bits and it may be used in large computational systems like quantum computers.

References

- Landauer, R. (1961). Irreversibility and heat generation in the computing process. IBM Journal of Research and Development, 5, 183-191.
- [2] Bennett, C.H. (1973). Logical reversibility of Computation. IBM Journal of Research and Development. 17, 525-532.
- [3] Saha, A., & Manna, N. (2007). Digital principles and logic design. Infinity Science Press LLC.
- [4] Anil k, Maini. (2007). Digital electronics: Principles devices and applications. John Wiley & Sons.
- [5] Haghparast, M., Rezazadeh, L., & Seivani V. (2011). Design and Optimization of Nanometric Reversible 4 Bit Numerical Comparator. Middle-East Journal of Scientific Research. 7, 581-584.
- [6] Syed Mostahed Ali Chowdhury. (2003). Reversible logic synthesis for minimization of full-adder circuit. Euromicro Symposium on Digital System Design 2003 Proceedings DSD-03.
- [7] Vasudevan, D. P., Lala, P. K., & Parkerson, J. P. (2004). Online testable reversible logic circuit design using NAND blocks. Proc. Symposium on Defect and Fault Tolerance.
- [8] Parhami, B. (2006). Fault Tolerant Reversible Circuits. Proc. 40th Asilomar Conf. Signals, Systems and Computers, Pacific Grove, CA.
- [9] Haghparast, M., & Navi, K. A. (2008). Novel reversible BCD adder for nanotechnology based systems. American Journal of Applied Sciences, 5, 282-288.
- [10] Rangaraju, H.G., Venugopal, U., Muralidhara, K.N., & Raja, K.B. (2011). Design of efficient reversible parallel Binary adder/subtractor. Springer-Verlag Berlin Heidelberg.