Introducing Software-Based Fault Handling Mechanism to Cope with Electromagnetic Interference (EMI) in Digital Electronic Circuits
About this article
Abstract
Digital circuits operating under radiation are subject to different kinds of permanent and transient effects. Most electromagnetic (EM) environment in which electronic systems have to operate is becoming increasingly hostile while dependence on electronics is widespread and increasing. The need for digital architectures to survive faults and remain dependable despite the multiple-fault injection nature of the electromagnetic interference (EMI) in microprocessors calls for the introduction of a software-based fault handling mechanism.Redundancy, which is a common answer to increasing error-coverage in most safety-critical applications offers higher dependability but for most low-cost computer based systems (including Digital Signal Processors), another technique is implemented for effectiveness. This paper implements the duplicate j-instruction rule on high-level programming to detect faulty jumps. Code redundancy and consistency checks covers the fault to increase system reliability
References
[1] Avizeinis S. A. (1995) “The N-version Approach to Fault Tolerant Software” IEEE Transactions of Software Engineering. Vol. SE-11 No 12 Pg. 1491-1501.
[2] Benso A., Corno F., Prinetto P.. Reubandengo M. And Sonza Reorda M. (1997). “FATO: a software Fault Tolerance approach”, IEEE International On-Line Testing Workshop.
[3] Bjarne Stroustrup (1997). “The C++ Programming Language. Third edition. Addison Wesley, Longman.
[4] Chen J. H. and Jan T. S. (2005) “A system dynamics model of the semiconductor industry development” Journal of the Operational Research Society, Vol 56 pp 1141-1150.
[5] Chris Incio (1998) “Software Fault Tolerance: Dependable Embedded System”. A paper presented at Carnegie Mellon University.
View more references (10)
[6] Goloubeva O., Rebaudengo M., Sonza Rieorda M. and Violante M. (2003) “Soft-Error Detection using Control Flow Assertion” Proc. on Defects and Fault Tolerance in VLSI Systems Pg. 581-588.
[7] Gray J. and Siewiorek D.P. (1991) “High-Availability Computer Systems” 1st edition. IEEC Computer, USA.
[8] Keshab K. Parhi (2009). “VLSI Digital Signal Processing Systems: Design and Implementation”. 1st edition. Wiley Inc., USA.
[9] Laprie J. (1995). “Conceptual Framework for System Fault tolerance”. 1st edition. John Wiley Inc., USA.
[10] Lyu M.R. (1995). “Software Fault Tolerance” 1st edition Chichester, England, John Wiley & Sons Inc.
[11] Monsoon H.H. (1999). “Digital Signal Processing Schaum Outline Series” 1st edition McGraw-Hill Companies Inc. USA.
[12] Murray P, Fleming R, Harry P and Vickers P. (2000) “Somersault Software Fault Tolerance” HP Labs Whitepaper, California.
[13] Namjoo M. (1993) . “CERBERUS-16: An Architecture for a General Purpose Watchdog Processor”. Proc. Symposium on Fault Tolerant Computing. Pp 216-219.
[14] Rebaudengo M., Sonza Rieorda M., Torchiano M. and Violante M. (1999). “Soft-error Detection through Software Fault Tolerant Techniques”. DFT’99: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. Pp 210-218.
[15] Shenoi B.A. (2006) “Introduction to Digital Signal Processing and Filter Design” 1st edition. John Wiley & Sons Inc.