Kumar Patel, Beerendra, and Jitendra Kanung. “Diminished-1 Multiplier Using Modulo Adder”. International Journal of Engineering and Technology 7, no. 4.20 (November 28, 2018): 31–35. Accessed February 10, 2026. https://www.sciencepubco.com/index.php/IJET/article/view/22117.