View of Low-power, low-latency transceiver design using d-TGMS flip-flop for on-chip interconnects

Back to article IJET Low-power, low-latency transceiver design using d-TGMS flip-flop for on-chip interconnects Download Download PDF