View of Low power driver receiver topology with delay optimization for on-chip bus interconnects

Back to article IJET Low power driver receiver topology with delay optimization for on-chip bus interconnects Download Download PDF