Novel design of multiplexers using adiabatic logic
Abstract
Multiplexer (or Mux) is a digital circuit that selects one of several analog or digital input signals and forwards the selected input into a single line. A multiplexer is also called a data selector. Multiplexers implemented in different ways. Adiabatic logic dissipates less energy loss because of thermodynamic process, in which there is no energy exchange. Adiabatic logic works with the concept of switching activities which reduces the power by giving stored energy back to the supply. These circuits are low power circuits which use reversible logic to conserve energy. In this paper three multiplexer designs are implemented using CMOS logic and two adiabatic logic methods i.e., Efficient Charge Recovery Logic (ECRL) and Clocked Adiabatic Logic (CAL). These circuits are designed, simulated and synthesized using Mentor Graphics tool. The result shows that CAL design consumes less power compared with ECRL and CMOS logic.
About this article
Keywords
- Multiplexer
- CMOS Logic
- Adiabatic Logic
- Low Power.
References
[1] Laszlo Varga, Frence Kovacs, Gabor Hosszu, “An Efficient Adiabatic Charge Recovery Logic”, IEEE papers, 2001.
[2] Muhammad Arsalan, Maitham Shams, “Comparative Analysis of Adiabatic Logic Styles”, IEEE papers, INMIC 2004.
[3] Nazrul Anvar, Toshikazu Sekine, “Fundamental Logic based on Two Phased Clocked Adiabatic Static CMOS Logic”, IEEE Journal of Semiconductor Technology and Science, Volume 10, Issue No.1, 2009.
[4] Yangbo Wu, Jindan Chem and Jianping Hu, ‘Near Thrshold Computing of ECRL Circuits for Ultra Low Power application”, Advanced Electrical and Electronics Engg., LNEE87, Springer Verlag Berlin Heidelberg, 2011, pp.217.224.
[5] Jianping HU and Qi Chen, “Modelling and Near Threshold Computing of Power Gating Adiabatic Logic Circuits”, Electrical review, 2012.
[6] P.Teichmann, “Fundamentals of Adiabatic Logic”, Lecture on Adiabatic Logic, Springer Series in Advanced Microelectronics 34, 2012.
[7] B. Dilip Kumar and M. Bharathi, “Design of Energy Efficient Arithmetic Circuit using Charge Recovery Adiabatic Logic”, International Journal of Engg. Trends and Technology, Volume 4, Issue No.1, 2013.
[8] G.N.V. Sai Sushanth, B.N.S. Bhanusingh, S. Sai Murthy, and A.D. Sai Teja, “Design & Comparison of a 2*1 Multiplexer Using Adiabatic Logics”, International Academy of Engineering and Medical Research, Volume 2, Issue No.6, 2017.
[9] Nipun Sharma, and Palkin Sharma, “Design of 16:1 Multiplexer in Adiabatic Logic Techniques”, International Journal of Advanced Research in Electronics and Communication Engineering (IJARECE), Volume 6, Issue No. 11, November 2017, pp.1238-1240.
[10] Mopada Durga Prasad and Boggarapu Satish Kumar, “Design and Analysis of Multiplexer using Adiabatic Logic”, International Journal of Innovative Research in Computer and Communication Engineering, Volume 5, Issue No.5, May 2017, pp. 9416-9421.