S R, K.M H, R Kashyap P, C V S C, C S. BCD Divider Architecture For High Speed VLSI Application Using Vedic Mathematics. IJET [Internet]. 2018 Nov. 26 [cited 2024 May 4];7(3.29):741-3. Available from: https://www.sciencepubco.com/index.php/ijet/article/view/21650