T S, A. S. R Murty D. Low power driver receiver topology with delay optimization for on-chip bus interconnects. IJET [Internet]. 2018 Aug. 24 [cited 2024 May 5];7(3.29):180-4. Available from: https://www.sciencepubco.com/index.php/ijet/article/view/18554