K.R G, N.R R, K S, K V. Performance analysis of VLSI floor planning based on artificial bee colony algorithm. IJET [Internet]. 2018 Jun. 8 [cited 2024 May 4];7(2.33):755-8. Available from: https://www.sciencepubco.com/index.php/ijet/article/view/15490