Maria Dominic Savio, M, Anudeep Bonasu, Sanjeevan Goswami, and K N S Reshma. “Low Power Clock Gated Delay Buffers”. International Journal of Engineering & Technology 7, no. 3.34 (September 1, 2018): 882–884. Accessed May 5, 2024. https://www.sciencepubco.com/index.php/ijet/article/view/19581.