K.R, GokulAnand, Rajalakshmi N.R, Saravanan K, and Venkatachalam K. “Performance Analysis of VLSI Floor Planning Based on Artificial Bee Colony Algorithm”. International Journal of Engineering & Technology 7, no. 2.33 (June 8, 2018): 755–758. Accessed May 4, 2024. https://www.sciencepubco.com/index.php/ijet/article/view/15490.