Siva Kumar, M, et al. “Efficient and Low Latency Turbo Encoder Design Using Verilog-Hdl”. International Journal of Engineering & Technology, vol. 7, no. 1.5, Dec. 2017, pp. 37-41, https://doi.org/10.14419/ijet.v7i1.5.9119.