Kathirvelu, M., and Hima Bindu. “Design and Implementation of Low Power, Area Efficient Full Adder for High Performance Digital Circuit Applications”. International Journal of Engineering & Technology, vol. 7, no. 3.20, Sept. 2018, pp. 584-7, https://doi.org/10.14419/ijet.v7i3.20.22946.