Kumar Patel, Beerendra, and Jitendra Kanung. “Diminished-1 Multiplier Using Modulo Adder”. International Journal of Engineering & Technology, vol. 7, no. 4.20, Nov. 2018, pp. 31-35, https://doi.org/10.14419/ijet.v7i4.20.22117.