S, Rishabh, et al. “BCD Divider Architecture For High Speed VLSI Application Using Vedic Mathematics”. International Journal of Engineering & Technology, vol. 7, no. 3.29, Nov. 2018, pp. 741-3, https://doi.org/10.14419/ijet.v7i4.29.21650.