Sasipriya, P, and V S Kanchana Bhaaskaran. “Low Power Combinational and Sequential Logic Circuits Using Clocked Differential Cascode Adiabatic Logic (CDCAL)”. International Journal of Engineering & Technology, vol. 7, no. 3, July 2018, pp. 1548-51, https://doi.org/10.14419/ijet.v7i3.14632.