A. Jyotsna, K, et al. “Implementation of 16 Bit SAR ADC in CMOS and Sub Threshold Cml Techniques”. International Journal of Engineering & Technology, vol. 7, no. 2.12, Apr. 2018, pp. 257-60, https://doi.org/10.14419/ijet.v7i2.12.11298.