[1]
A. Murali and K. Hari Kishore, “Efficient and high speed key-independent AES-based authenticated encryption architecture using FPGAs”, IJET, vol. 7, no. 1.5, pp. 230–233, Dec. 2017, doi: 10.14419/ijet.v7i1.5.9152.