[1]
A. Naga Ganesh, M. Cholines Pedapudi, N. V. Apparao, and . ., “Design a Glitch Tolerant Adiabatic Dynamic Logic Circuits for Cryptography”, IJET, vol. 7, no. 4.19, pp. 402–406, Nov. 2018, doi: 10.14419/ijet.v7i4.19.23173.