[1]
A. Owusu-Ansah Antwi and K. Ryoo, “Hardware Design of AES Core with High Throughput and Low Area”, IJET, vol. 7, no. 3.24, pp. 258–263, Aug. 2018, doi: 10.14419/ijet.v7i3.24.22659.