M. Maria Dominic Savio, A. Bonasu, S. Goswami, and K. N S Reshma, “Low Power Clock Gated Delay Buffers”, IJET, vol. 7, no. 3.34, pp. 882–884, Sep. 2018, doi: 10.14419/ijet.v7i3.34.19581.